

(12) United States Patent

Master et al.

US 9,164,952 B2 (10) **Patent No.:**

(45) **Date of Patent:**

*Oct. 20, 2015

(54) ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL **ELEMENTS**

(71) Applicant: Altera Corporation, San Jose, CA (US)

Inventors: Paul L. Master, Sunnyvale, CA (US); Eugene Hogenauer, San Francisco, CA

(US); Walter J. Scheuermann,

Saratoga, CA (US)

Assignee: Altera Corporation, San Jose, CA (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 17 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 14/035,067

(22)Filed: Sep. 24, 2013

(65)**Prior Publication Data**

> US 2014/0122764 A1 May 1, 2014

Related U.S. Application Data

Continuation of application No. 13/353,764, filed on Jan. 19, 2012, now Pat. No. 8,543,795, which is a

(Continued)

(51) Int. Cl. G06F 15/00

G06F 15/76

(2006.01)(2006.01)

(Continued)

U.S. Cl. (52)

CPC G06F 15/7867 (2013.01); G06F 13/4027 (2013.01); Y02B 60/1207 (2013.01); Y02B

60/1225 (2013.01)

(58) Field of Classification Search

See application file for complete search history.

(56)References Cited

U.S. PATENT DOCUMENTS

11/1968 Byrne 3,409,175 A 5/1972 Morrow 3,665,171 A (Continued)

FOREIGN PATENT DOCUMENTS

10/2001 DE 10018374 EP0301169 2/1989

> (Continued) OTHER PUBLICATIONS

Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," VLSI Signal Processing, IX, 1998, IEEE Workshop in San Francisco, CA, USA, Oct. 30-, Nov. 1, 1998, pp. 461-470 (Oct. 30,

(Continued)


Primary Examiner — William B Partridge

(74) Attorney, Agent, or Firm — Nixon Peabody LLP

ABSTRACT

The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations. The various fixed architectures are selected to comparatively minimize power consumption and increase performance of the adaptive computing integrated circuit, particularly suitable for mobile, hand-held or other battery-powered computing applications.

22 Claims, 17 Drawing Sheets



US 9,164,952 B2Page 2

	Relat	ed U.S. A	pplication Data	4,921,315			Metcalfe et al.
	continuation	of annlic	ation No. 12/251,903, filed on	4,930,666 4,932,564			Rudick Austin et al.
			at. No. 8,533,431, which is a	4,936,488			Austin
			ation No. 10/990,800, filed on	4,937,019	A	6/1990	
			Pat. No. 7,962,716, which is a	4,960,261 4,961,533			Scott et al. Teller et al.
			ation No. 09/815,122, filed on	4,967,340		10/1990	
			t. No. 6,836,839.	4,974,643	A	12/1990	Bennett et al.
		-,		4,982,876		1/1991	
(51)	Int. Cl.			4,993,604 5,007,560		2/1991 4/1991	Gaunt et al. Sassak
	G06F 15/78		(2006.01)	5,021,947			Campbell et al.
	G06F 13/40		(2006.01)	5,040,106		8/1991	
(50)		D 6	CI. A	5,044,171 5,090,015		9/1991 2/1992	Parkas Dabbish et al.
(56)		Referen	ces Cited	5,099,418			Pian et al.
	U.S.	PATENT	DOCUMENTS	5,129,549		7/1992	
				5,139,708 5,144,166		8/1992 9/1992	Scott Camarota et al.
	3,666,143 A		Weston	5,156,301			Hassell et al.
	3,938,639 A 3,949,903 A	2/1976 4/1976	Benasutti et al.	5,156,871			Goulet et al.
	3,960,298 A	6/1976		5,165,023 5,165,575		11/1992 11/1992	
	3,967,062 A	6/1976		5,177,700			Göckler
	3,991,911 A 3,995,441 A		Shannon et al. McMillin	5,190,083	A	3/1993	Gupta et al.
	4,076,145 A	2/1978		5,190,189 5,193,151		3/1993 3/1993	Zimmer et al. Jain
	4,143,793 A	3/1979	McMillin et al.	5,193,131		3/1993	Hassell et al.
	4,172,669 A	10/1979 11/1979	Edelbach Eagelon	5,202,993	A	4/1993	Tarsy et al.
	4,174,872 A 4,181,242 A		Zygiel et al.	5,203,474			Haynes
	RE30,301 E	6/1980	Zygiel	5,218,240 5,240,144		6/1993 8/1993	Camarota et al. Feldman
	4,218,014 A	8/1980		5,245,227			Furtek et al.
	4,222,972 A 4,237,536 A		Caldwell Enelow et al.	5,261,099			Bigo et al.
	4,252,253 A		Shannon	5,263,509 5,269,442		11/1993 12/1993	Cherry et al. Vogel
	4,302,775 A		Widergren et al.	5,280,711		1/1994	Motta et al.
	4,333,587 A 4,354,613 A		Fessler et al. Desai et al.	5,297,400		3/1994	Benton et al.
	4,377,246 A	3/1983	McMillin et al.	5,301,100 5,303,846		4/1994 4/1004	Wagner Shannon
	4,380,046 A		Fung et al.	5,335,276		8/1994	Thompson et al.
	4,393,468 A 4,413,752 A	7/1983	New McMillin et al.	5,336,950		8/1994	Popli et al.
	4,458,584 A		Annese et al.	5,339,428 5,343,716		8/1994 9/1994	Burmeister et al. Swanson et al.
	4,466,342 A		Basile et al.	5,361,362			Benkeser et al.
	4,475,448 A 4,509,690 A		Shoaf et al. Austin et al.	5,368,198	A	11/1994	Goulet
	4,520,950 A	6/1985		5,379,343 5,381,546		1/1995 1/1995	Grube et al. Servi et al.
	4,549,675 A	10/1985		5,381,550		1/1995	Jourdenais et al.
	4,553,573 A 4,560,089 A		McGarrah McMillin et al.	5,388,062	A	2/1995	Knutson
	4,577,782 A		Fessler	5,388,212 5,392,960		2/1995	Grube et al. Kendt et al.
	4,578,799 A		Scholl et al.	5,428,754			Baldwin
	RE32,179 E 4,633,386 A		Sedam et al. Terepin et al.	5,437,395	A	8/1995	Bull et al.
	4,649,512 A		Nukiyama	5,450,557 5,454,406			Kopp et al. Rejret et al.
	4,658,988 A	4/1987	Hassell	5,465,368			Davidson et al.
	4,694,416 A * 4,711,374 A		Wheeler et al 708/408 Gaunt et al.	5,475,856	A	12/1995	Kogge
	4,711,374 A 4,713,755 A		Worley, Jr. et al.	5,479,055		12/1995	
	4,719,056 A	1/1988	Scott	5,490,165 5,491,823			Blakeney, II et al. Ruttenberg
	4,726,494 A	2/1988		5,507,009		4/1996	
	4,747,516 A 4,748,585 A	5/1988 5/1988	Chiarulli et al.	5,515,519		5/1996	Yoshioka et al.
	4,758,985 A	7/1988	Carter	5,517,600 5,519,694			Shimokawa Brewer et al.
	4,760,525 A	7/1988		5,522,070		5/1996	Sumimoto
	4,760,544 A 4,765,513 A	7/1988 8/1988	McMillin et al.	5,530,964		6/1996	Alpert et al.
	4,766,548 A		Cedrone et al.	5,534,796 5,542,265			Edwards Rutland
	4,781,309 A	11/1988		5,553,755			Bonewald et al.
	4,800,492 A 4,811,214 A		Johnson et al. Nosenchuck et al.	5,555,417	A	9/1996	Odnert et al.
	4,824,075 A	4/1989	Holzboog	5,560,028			Sachs et al.
	4,827,426 A		Patton et al.	5,560,038 5,570,587		9/1996	Haddock Kim
	4,850,269 A 4,856,684 A	//1989 8/1980	Hancock et al. Gerstung	5,572,572			Kawan et al.
	4,870,302 A	9/1989	Freeman	5,590,353	A	12/1996	Sakakibara et al.
	4,901,887 A	2/1990		5,594,657		1/1997	Cantone et al.
	4,905,231 A	2/1990	Leung et al.	5,600,810	A	2/1997	Ohkami

US 9,164,952 B2 Page 3

U.S. PATENT DOCUMENTS 5.609,043 A 1999 Slave et al. 5.609,043 A 2999 Slave et al. 5.600,043 A 2999 Slave et al. 5.600,043 A 2999 Zehavi 5.601,043 A 2999 Zehavi 5.601	(56)		Referen	ices Cited	5,890,014 A	3/1999	
5,600,844 A 21997 Shaw et al. 5,802,627 A 41999 Cloudier'		HS	DATENT	DOCUMENTS			
5,000,344 A 21997 Show et al. 5,894,473 A 41999 Dent 5,000,383 A 21997 Telephor et al. 5,903,386 A 51999 Goulet et al. 5,003,036 A 21997 Telephor et al. 5,903,386 A 51999 Heinnitch et al. 5,003,036 A 21997 Telephor et al. 5,907,380 A 51999 Heinnitch et al. 5,003,036 A 31997 Wichier et al. 5,917,373 A 61999 Berlote et al. 5,013,637 A 31997 Cooper et al. 5,917,773 A 61999 Herolder et al. 5,023,545 A 41997 Childs er al. 5,913,177 A 61999 McCabe et al. 5,023,036 A 51997 Librar et al. 5,933,014 A 81999 Robert et al. 5,030,206 A 51997 Librar et al. 5,933,014 A 81999 Robert et al. 5,046,544 A 71997 Tinderger et al. 5,933,014 A 81999 Robert et al. 5,046,545 A 71997 Tinderger et al. 5,933,014 A 81999 Robert et al. 5,047,512 A 71997 Tinderger et al. 5,933,014 A 91999 McCann et al. 5,047,512 A 71997 Robert et al. 5,933,014 A 91999 McCann et al. 5,047,512 A 71997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert et al. 5,933,014 A 91999 Michael et al. 5,047,304 A 117997 Robert		0.5.	IAILINI	DOCOMENTS			
Section Sect	5 600 844	Λ	2/1007	Show et al			
5,602,833 A 21997 Zohrari 5,903,888 A 5,199 Heinlich et al.							
Soft					5,903,886 A		
Soil			2/1997	Taylor et al.			
Sell.3867 A 3. 1997 Cooper et al. S.912.572 A 61999 McCabe et al.							
Section Sect							
Sociation Soci							
Sociation Soci							
5,630,206 A 5,1997 Cirban et al. 5,931,918 A 8,1999 Row et al. 5,635,940 A 6,1997 Hickman et al. 5,935,043 A 8,1999 Poon et al. 5,646,454 A 7,1997 Inimberger et al. 5,935,043 A 9,1999 Albrecht et al. 5,950,114 A 9,1999 Albrecht et al. 5,951,644 A 9,1999 Albrecht et al. 5,951,648 A 9,1999 Albrecht et al. 5,95						7/1999	Thomas et al.
Social Social A Glospy Hickman et al.							
Selection Sele							
S,647,512 A							
et al. 5,950,131 A 9,1999 Moreno 5,667,110 A 9,1997 McCann et al. 5,951,674 A 9,1999 Moreno 5,668,4793 A 11/1997 Kiema et al. 5,953,322 A 9,1999 Kimball 5,668,4793 A 11/1997 Casselman 5,956,518 A 9,1999 Delflon et al. 5,668,136 A 12/1997 Suzuki 5,953,812 A 9,1999 Richardson 5,669,131 A 12/1997 Suzuki 5,953,811 A 9,1999 Richardson 5,669,131 A 12/1997 Suzuki 5,953,811 A 9,1999 Richardson 5,669,132 A 12/1997 Suzuki 5,953,811 A 9,1999 Richardson 5,669,132 A 12/1997 Bige et al. 5,963,648 A 10/1999 Richardson 5,760,1308 A 12/1997 Giller et al. 5,963,648 A 10/1999 Richardson 5,760,1308 A 12/1997 Harrison et al. 5,967,648 A 10/1999 Cooke et al. 5,970,254 A 10/1999 Cooke et al. 5,970,254 A 10/1999 Port et al. 5,970,254 A 10/1999 Port et al. 5,970,576 A 11/1998 Bassett et al. 5,987,611 A 11/1999 Berl et al. 11/199 Port et al. 5,987,611 A 11/1999 Port et al. 11/199 Port et al. 5,987,611 A 11/1999 Port et al. 11/199 Port e							
Sefet 10 A 9/1997 McCann et al. 5,951,674 A 9/1999 Moreno	5,647,512	A	7/1997				
Sickly S	5 667 110		0/1007				
Sefent S					5,953,322 A		
5687,236 A 11/1997 Moskowitz et al. 5,925,096 A 9,1999 Rim 5,604,161 A 12/1997 Struziki 5,959,811 A 9,1999 Richardson 5,604,794 A 12/1997 Jerg et al. 5,903,881 A 9,1999 Trimberger et al. 5,603,28 A 12/1997 Giler et al. 5,903,68 A 10/1999 Giler et al. 5,603,28 A 10/1999 Golder et al. 5,603,28 A 10/1999 Golder et al. 5,903,30 A 10/1999 Golder et al. 5,903,30 A 10/1999 Feund 5,704,053 A 10/1999 Feund 5,704,053 A 10/1999 Feund 5,704,053 A 10/1998 Feund 5,704,053 A 10/1998 Sockeers 5,991,308 A 10/1999 Feund 5,704,053 A 10/1998 Sockeers 5,993,733 A 10/1999 Feund 5,704,053 A 10/199 Feund 5,704,053 A 10							
5,609,328 A 12/1997 Ishizaki et al. 5,963,048 A 10/1999 Harrison et al. 5,701,048 A 12/1997 Glier et al. 5,966,534 A 10/1999 Cooke et al. 5,701,048 A 12/1997 Santhaman 5,970,254 A 10/1999 Cooke et al. 5,704,053 A 12/1997 Santhaman 5,987,105 A 11/1999 Freund 5,706,191 A 11/1999 Freund 5,706,191 A 11/1999 Purkey 5,991,302 A 11/1999 Freund 5,706,191 A 11/1999 Purkey 5,991,302 A 11/1999 Freund 5,706,091 A 11/1998 Purkey 5,991,302 A 11/1999 Freund 5,706,091 A 11/1999 Purkey 5,991,302 A 11/1999 Freund 11/199 Freund 1					, ,		
2001-239							
S.701.482							
5,704,053 A 12/1997 Bansent et al. 5,706,976 A 1/1998 Barsent et al. 5,706,976 A 1/1998 Parkey 5,913,030 A 1/11999 Freund 5,706,976 A 1/1998 Parkey 5,913,030 A 1/11999 Freund 5,720,002 A 1/1998 Schepers 5,721,030 A 2/1998 Song 5,721,030 A 2/1998 Song 5,721,030 A 2/1998 Event et al. 5,732,030 A 3/1998 Event et al. 5,732,030 A 3/1998 Event et al. 5,734,030 A 4/1998 Event et al. 6,023,742 A 2,2000 Event et al. 6,023,742 A 2,2000 Event et al. 6,023,755 A 2,2000 Event et al. 6,023,742 A 2,2000 Event et al. 6,023,742 A 2,2000 Event et al. 6,035,166 A 4/1998 Flighma et al. 6,023,742 A 2,2000 Event et al. 6,035,166 A 4/1998 Event et al. 6,035,166 A 3,2000 Event et al. 6,041,322 A 3,2000 Event et al. 6,041,323 A 3,2000 Event et al. 6,041,324 A 3,2000 Event et al. 6	5,701,398	A.					
5,706,191 A 1/1998 Bassett et al. 5,981,302 A 11/1999 Berl et al.	5,701,462	Α. Δ					
S.706.976 A 1/1998 Surkey S.991.302 A 1/1999 Felt ratal.							
S.720,002 A 21998 Wang S.999,734 A 211999 Wilsi et al.							
S.721,693 A 21998 Song S.999,734 A 121999 Willis et al.							
5.721,854 A 21998 Ebicoglu et al. 6.005,943 A 12/1999 Cohen et al.							
5,722,754 A 3 1998 Estes 6,066,249 A 12/1999 Loops			2/1998	Song			
5,732,563 A 3/1998 Bethuy et al. 5,734,630 A 3/1998 Takeda 6,018,737,631 A 4/1998 Trimberger 6,021,186 A 2,2000 Chiang 5,742,180 A 4/1998 Trimberger 6,021,186 A 2,2000 May 5,742,180 A 4/1998 Prasanna 6,023,742 A 2,2000 Deering 5,745,366 A 4/1998 Highma et al. 6,028,610 A 2,2000 Deering 5,754,366 A 4/1998 Hassell et al. 6,028,610 A 2,2000 Deering 5,751,295 A 5/1998 Bassell et al. 6,036,166 A 3,2000 Oslon 5,754,274 A 5/1998 Fukuoka 6,039,129 A 3,2000 May 5,758,261 A 5/1998 Fukuoka 6,031,219 A 3,2000 May 6,041,322 A 3,2000 Deering 5,758,261 A 5/1998 Weideman 6,041,322 A 3,2000 Meng et al. 5,758,261 A 6/1998 Wise 6,041,970 A 3,2000 Vogel 5,771,362 A 6/1998 Wise 6,041,970 A 3,2000 Wogel 5,771,362 A 6/1998 Wise 6,041,970 A 3,2000 Wogel 5,778,439 A 7/1998 Rupp 6,055,314 A 4/2000 Mohan et al. 5,784,636 A 7/1998 Rupp 6,055,314 A 4/2000 Spies et al. 5,784,636 A 7/1998 Rupp 6,055,314 A 4/2000 Spies et al. 5,787,237 A 7/1998 Reilly 6,056,194 A 5/2000 Kolls 5,791,523 A 8/1998 Asphar et al. 6,052,600 A 4/2000 Freu de al. 5,794,067 A 8/1998 Wideman 6,073,132 A 6/2000 Gelman 5,794,067 A 8/1998 Kadowaki 6,078,736 A 7/2000 Altschul et al. 6,088,043 A 7/2000 Freund 5,892,278 A 9/1998 Isfeld et al. 6,094,065 A 7/2000 Freund 5,822,313 A 10/1998 Wigand et al. 6,094,065 A 7/2000 Freund 5,822,313 A 10/1998 Wigand et al. 6,111,893 A 8/2000 Mohan et al. 6,111,811 A 8/2000 Mohan et al. 6,111,811 A 8/2000 Mohan et al. 6,111,811 A 8/2000 Mohan							
5,734,808 A 3/1998 Takeda 6,018,783 A 12000 Chang 5,734,808 A 3/1998 Timberger 6,021,186 A 22000 Suzuki et al. 5,742,180 A 4/1998 DeHon et al. 6,021,492 A 22000 May 5,742,821 A 4/1998 Piliphma et al. 6,023,755 A 22000 Ebeling et al. 5,742,821 A 4/1998 Highma et al. 6,023,755 A 22000 Deering 6,751,205 A 5/1998 Hassell et al. 6,028,610 A 22000 Deering 7,751,205 A 5/1998 Eoklund et al. 6,036,166 A 32000 Olson 8,754,227 A 5/1998 Eoklund et al. 6,036,166 A 32000 Olson 8,758,221 A 5/1998 Eoklund et al. 6,041,322 A 32000 Meng et al. 5,754,227 A 5/1998 Wise 6,041,322 A 32000 Meng et al. 5,768,561 A 6/1998 Wise 6,041,970 A 32000 Vogel Vogel 5,771,362 A 6/1998 Barkowiak et al. 6,041,170 A 32000 Meng et al. 5,784,330 A 7/1998 Timberger et al. 6,047,115 A 4/2000 Nohan et al. 5,784,636 A 7/1998 Reilly 6,055,314 A 4/2000 Kolls 5,784,636 A 7/1998 Reilly 6,055,314 A 4/2000 Kolls 5,784,639 A 7/1998 Reilly 6,055,134 A 4/2000 Kolls 5,791,517 A 8/1998 Ayital 6,055,134 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Ayital 6,056,1580 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Baxter 6,076,174 A 6/2000 Freund 5,794,067 A 8/1998 Baxter 6,078,736 A 6/2000 Grecone 5,802,055 A 9/1998 Kadowaki 6,078,736 A 6/2000 Grecone 5,802,055 A 9/1998 Krein et al. 6,094,726 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,094,726 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,094,726 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,094,726 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,094,726 A 7/2000 New et al. 5,823,360 A 10/1998 Horst 6,111,893 A 82000 Urie al. 5,838,535 A 11/1998 Horst 6,111,893 A 82000 Volftsun et al. 5,838,535 A 11/1998 Horst 6,111,893 A 82000 Narrier et al. 6,111,803 A 82000 Narr					6,016,395 A	1/2000	Mohamed
5,737,631 A 4/1998 Trimberger 6,021,492 A 22000 May 5,742,821 A 4/1998 Delhon et al. 6,021,492 A 22000 May 5,742,821 A 4/1998 Delhon et al. 6,023,742 A 22000 Ebeling et al. 6,023,742 A 22000 Ebeling et al. 6,023,743 A 2,745,366 A 4/1998 Highma et al. 6,028,610 A 22000 Casselman Ebeling et al. 6,036,166 A 3,2000 Ebering Ebeling							
Section							
Table Color							
REB5,780 E 5/1998 Hassell et al. 6.028,610 A 2/2000 Deering S,751,295 A 5/1998 Backlund et al. 6.036,166 A 3/2000 Bach et al. S,758,261 A 5/1998 Weideman 6.041,322 A 3/2000 Meng et al. S,768,561 A 6/1998 Wise 6.041,970 A 3/2000 Meng et al. S,778,439 A 7/1998 Barkowiak et al. 6.047,115 A 4/2000 Mohan et al. S,784,636 A 7/1998 McMahon et al. 6.055,514 A 4/2000 Mohan et al. S,784,636 A 7/1998 McMahon et al. 6.055,314 A 4/2000 Kolls S,787,237 A 7/1998 Reilly 6.055,314 A 4/2000 Kolls S,790,817 A 8/1998 Asghar et al. 6.045,315 A 5/2000 Kolls S,791,517 A 8/1998 Avital 6.073,132 A 6/2000 Klisch S,794,062 A 8/1998 Baxter 6.076,174 A 6/2000 Gehman S,794,067 A 8/1998 Baxter 6.078,734 A 7/2000 Guccione S,802,278 A 9/1998 Krein et al. 6.094,065 A 7/2000 Guccione S,802,238 A 10/1998 Weigand et al. 6.094,726 A 7/2000 Guccione S,822,308 A 10/1998 Lee et al. 6.094,726 A 7/2000 Freitzold, III et al. S,823,331 A 10/1998 Lee et al. 6.094,726 A 7/2000 Guccione S,823,360 A 10/1998 Horst 6.111,893 A 8/2000 Hughes-Hartogs S,838,834 A 11/1998 Horst 6.111,8751 A 9/2000 Martin et al. S,838,835 A 11/1998 Horst 6.112,218 A 8/2000 Hughes-Hartogs S,838,834 A 11/1998 Horst 6.112,218 A 8/2000 Hughes-Hartogs S,838,834 A 11/1999 Horst 6.118,603 A 11/2000 Martin et al. S,838,837 A 3/1999 Fere et al. 6.134,605 A 11/2000 Martin et al. S,838,637 A 3/1999 Fere et al. 6.134,602 A 11/2000 Martin et al. S,886,537 A 3/1999 Horst et al. 6.134,602 A 11/2000 Martin et al. S,886,537 A 3/1999 Peters et al. 6.141,223 A 11/2000 Martin et al. S,886,537 A 3/1999 Macias et al. 6.141,223 A 11/2000 Martin et							
State							
5,754,227 A 5/1998 Fukuoka 0,439,219 A 3/2000 Meng et al. 5,768,561 A 6/1998 Wise 6,041,970 A 3/2000 Vogel 5,778,561 A 6/1998 Barkowiak et al. 6,046,660 A 4/2000 New 5,771,362 A 6/1998 Barkowiak et al. 6,047,115 A 4/2000 Mohan et al. 5,784,636 A 7/1998 Rimberger et al. 6,055,141 A 4/2000 Mohan et al. 5,784,636 A 7/1998 Reilly 6,055,600 A 4/2000 Spies et al. 5,787,237 A 7/1998 Reilly 6,056,194 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Asphar et al. 6,061,580 A 5/2000 Click, Jr. 5,791,513 A 8/1998 Mohan et al. 6,076,174 A 6/2000 Spies et al. 5,791,623 A 8/1998 Baxter 6,076,174 A 6/2000 Spies et al. 5,794,062 A 8/1998 Kadowaki 6,078,736 A 6/2000 Gehman Freund 5,794,067 A 8/1998 Krein et al. 6,085,740 A 7/2000 Viri et al. 5,802,055 A 9/1998 Isfeld et al. 6,088,043 A 7/2000 Viri et al. 5,802,278 A 9/1998 Motoyama 6,091,263 A 7/2000 Viri et al. 5,818,603 A 10/1998 Motoyama 6,091,263 A 7/2000 Spies et al. 5,822,313 A 10/1998 Motoyama 6,091,263 A 7/2000 Viri et al. 5,822,313 A 10/1998 Malek et al. 6,094,065 A 7/2000 Gonion et al. 5,822,310 A 10/1998 Malek et al. 6,094,065 A 7/2000 Gonion et al. 5,822,360 A 10/1998 Witt 6,111,935 A 8/2000 Gonion et al. 5,838,838 A 10/1998 Witt 6,111,735 A 8/2000 Martin et al. 5,838,836 A 11/1998 Chatter 6,115,751 A 9/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,115,751 A 9/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,115,751 A 9/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,115,751 A 9/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,112,218 A 8/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,112,603 A 10/2000 Brown 1,2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,113,869 A 10/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,138,603 A 10/2000 Martin et al. 5,838,804 A 11/1998 Chatter 6,138,603 A 10/2000 Martin et al. 5,838,155 A 11/1998 Chatter 6,138,603 A 10/2000 Martin et al. 5,838,165 A 11/1998 Chatter 6,138,603 A 10/2000 Martin et al. 5,886,537 A 3/1999 Simons et al. 6,154,024 A 11/2000 Wittig et al. 5,886,537 A 3/1999 Simons et al. 6,154,024 A 11/2000 Wittig et al.							
5,758,261 A 5/1998 Wise 6,041,970 A 3/2000 Weng et al. 5,778,361 A 6/1998 Wise 6,046,603 A 4/2000 New 5,778,439 A 7/1998 Trimberger et al. 6,047,115 A 4/2000 Fette et al. 5,784,636 A 7/1998 Reupp 6,055,619 A 4/2000 Fette et al. 5,784,699 A 7/1998 Reilly 6,056,194 A 5/2000 Kolls 5,787,237 A 7/1998 Reilly 6,056,194 A 5/2000 Kolls 5,790,817 A 8/1998 Reilly 6,056,194 A 5/2000 Kolls 5,791,517 A 8/1998 Baxter 6,076,174 A 6/2000 Gehman 5,794,067 A 8/1998 Kadowaki 6,085,740 A 7/2000 Freund 5,802,278 A 9/1998 Krein et al. 6,081,263 A							
5,771,362 A 6/1998 Bartkowiak et al. 6,046,603 A 4/2000 New 5,778,439 A 7/1998 Rupp 6,052,600 A 4/2000 Fette et al. 5,784,636 A 7/1998 Rupp 6,055,314 A 4/2000 Spice et al. 6,055,314 A 4/2000 Spice et al. 5,787,237 A 7/1998 Reilly 6,056,194 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Asylar et al. 6,061,580 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Avital 6,061,580 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Baxter 6,076,174 A 6/2000 Fettend S,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Fetund S,794,062 A 8/1998 Kadowaki 6,078,736 A 6/2000 Guccione 5,794,067 A 8/1998 Kadowaki 6,085,740 A 7/2000 Ivri et al. 5,802,055 A 9/1998 Krein et al. 6,088,043 A 7/2000 Ivri et al. 5,802,278 A 9/1998 Wolgand et al. 6,091,263 A 7/2000 New et al. 5,822,308 A 10/1998 Wolgand et al. 6,091,765 A 7/2000 New et al. 5,822,313 A 10/1998 Mack et al. 6,094,065 A 7/2000 Fetund S,822,313 A 10/1998 Mack et al. 6,094,726 A 7/2000 Fetund S,822,336 A 10/1998 Mack et al. 6,094,726 A 7/2000 Fetund S,822,336 A 10/1998 Mack et al. 6,094,726 A 7/2000 Fetund S,822,336 A 10/1998 Mack et al. 6,094,726 A 7/2000 Fetund S,822,360 A 10/1998 Mack et al. 6,094,726 A 7/2000 Fetund Gonion et al. 5,822,360 A 10/1998 Mack et al. 6,094,726 A 7/2000 Fetund Gonion et al. 5,822,360 A 10/1998 Mack et al. 6,111,935 A 8/2000 Wolfstun et al. 5,832,838 A 11/1998 With G,112,218 A 8/2000 Martin et al. 5,838,753 A 11/1998 With G,112,218 A 8/2000 Martin et al. 5,838,838 A 11/1998 With G,112,218 A 8/2000 Law et al. 5,838,838 A 11/1998 With G,112,218 A 9/2000 Martin et al. 5,838,838 A 11/1998 With G,112,218 A 9/2000 Martin et al. 5,838,838 A 11/1998 With G,112,218 A 9/2000 Martin et al. 5,838,838 A 11/1998 With G,112,218 A 9/2000 Martin et al. 5,838,838 A 11/1998 With G,126,670 A 9/2000 Bennett et al. 5,838,844 A 11/1998 With G,126,670 A 9/2000 Bennett et al. 5,838,844 A 11/1998 With G,134,605 A 10/2000 Marz S,873,045 A 2/1999 Tedemann, Jr. et al. 6,134,605 A 10/2000 Marz S,873,045 A 2/1999 Feters et al. 6,134,605 A 10/2000 Marz S,886,537 A 3/1999 Motta et al. 6,154,492 A 11/2000 Araki et							
5,778,439 A 7/1998 Trimberger et al. 6,047,115 A 4/2000 Mohan et al. 5,784,636 A 7/1998 Rupp 6,052,600 A 4/2000 Fette et al. 5,784,639 A 7/1998 McMahon et al. 6,055,314 A 4/2000 Spies et al. 5,787,237 A 7/1998 Reilly 6,056,194 A 5/2000 Kolls 5,790,817 A 8/1998 Asphar et al. 6,056,184 A 5/2000 Click, Jr. 5,791,523 A 8/1998 Oh 6,073,132 A 6/2000 Gehman 5,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Gekman 5,794,062 A 8/1998 Kadowaki 6,078,736 A 6/2000 Guccione 5,802,055 A 9/1998 Krein et al. 6,085,740 A 7/2000 Wiri et al. 5,818,603 A 10/1998 Motoyama 6,091,263 A 7/2000 Wew et al. 5,822,338 A 10/1998 Weigand et al. 6,094,726 A 7/2000 Wew et al. 5,822,336 A 10/1998 Matek et al. 6,094,726 A 7/2000 Wew et al. 5,828,858 A 10/1998 Matek et al. 6,094,726 A 7/2000 Wolfsun et al. 5,835,753 A 11/1998 Witt 6,111,935 A 8/2000 Hughes-Hartogs							
5,784,636 A 7/1998 Rupp 6,052,600 A 4/2000 Fette et al. 5,784,636 A 7/1998 Rupp 6,055,314 A 4/2000 Spice et al. 5,784,636 A 7/1998 Reilly 6,056,194 A 5/2000 Click, Jr. 5,787,237 A 7/1998 Reilly 6,059,840 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Asghar et al. 6,061,580 A 5/2000 Glick, Jr. 5,791,523 A 8/1998 Oh 6,076,174 A 6/2000 Gehman 5,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Guccione 5,802,055 A 9/1998 Krein et al. 6,088,043 A 7/2000 Freund 5,802,278 A 9/1998 Krein et al. 6,088,043 A 7/2000 Freund 5,818,603 A 10/1998 Motoyama 6,091,263 A 7/2000 Freund 5,822,308 A 10/1998 Weigand et al. 6,091,765 A 7/2000 Freund 5,822,313 A 10/1998 Malek et al. 6,091,765 A 7/2000 Freund 5,822,360 A 10/1998 Malek et al. 6,094,726 A 7/2000 Freund 5,828,858 A 10/1998 Witt 6,111,935 A 8/2000 Witsun et al. 5,835,75							
5,784,699 A 7/1998 McMahon et al. 6,055,314 A 4/2000 Spies et al. 5,787,237 A 7/1998 Reilly 6,056,194 A 5/2000 Click, Jr. 5,791,517 A 8/1998 Asylan et al. 6,061,580 A 5/2000 Click, Jr. 5,791,513 A 8/1998 Avital 6,061,580 A 5/2000 Gehman 5,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Grennd 5,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Grecone 5,802,055 A 9/1998 Kadowaki 6,078,736 A 6/2000 Freund 5,802,278 A 9/1998 Krein et al. 6,085,740 A 7/2000 Ivri et al. 5,812,313 A 10/1998 Weigand et al. 6,091,765 A 7/2000 Pietzold, III et al. 5,822,360 A 10/1998 Altanas et al.							
S,787,237 A							
5,790,817 A 8/1998 Asghar et al. 5,791,517 A 8/1998 Avital 6,061,580 A 5/2000 Altschul et al. 6,073,132 A 6/2000 Gehman 5,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Freund 5,794,067 A 8/1998 Kadowaki 6,078,736 A 6/2000 Guccione 5,802,055 A 9/1998 Krein et al. 6,085,740 A 7/2000 Ivri et al. 6,085,740 A 7/2000 Ivri et al. 6,088,043 A 7/2000 New et al. 6,91,765 A 7/2000 Freund 6,078,736 A 7/2000 Ivri et al. 6,084,043 A 7/2000 Ivri et al. 6,094,065 A 7/2000 New et al. 6,91,765 A 7/2000 Freund 6,094,065 A 7/2000 Veri et al. 6,094,765 A 7/2000 Freund 6,094,766 A 7/2000 New et al. 6,094,726 A 7/2000 Freund 6,094,026 A 7/2000 Freund	, ,				6,056,194 A		
5,791,517 A 8/1998 Avital 6,0461,580 A 5/2000 Attschul et al. 5,791,523 A 8/1998 Oh 6,073,132 A 6/2000 Freund 5,794,067 A 8/1998 Baxter 6,076,174 A 6/2000 Guccione 5,794,067 A 8/1998 Kadowaki 6,085,740 A 7/2000 Uvri et al. 5,802,055 A 9/1998 Krein et al. 6,088,043 A 7/2000 Viri et al. 5,818,603 A 10/1998 Motoyama 6,091,263 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,094,065 A 7/2000 Freizold, III et al. 5,822,313 A 10/1998 Malek et al. 6,094,065 A 7/2000 Gonion et al. 5,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. 5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,165 A 11/1998 Witt 6,115,751 A 9/2000 Tam et al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Law et al. 5,860,021 A 1/1999 Mota et al. 6,128,307 A 10/2000 Bennett et al. 5,870,427 A 2/1999 Mota et al. 6,134,669 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Matz 5,886,537 A 3/1999 Macias et al. 6,155,838 A 11/2000 Wittig et al. 5,888,7174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Wittig et al.					6,059,840 A		
5,791,523 A 8/1998 Oh 6,076,174 A 6/2000 Freund Freund S,794,062 A 8/1998 Baxter 6,076,174 A 6/2000 Freund Guccione S,794,067 A 8/1998 Kadowaki 6,078,736 A 6/2000 Guccione S,802,055 A 9/1998 Krein et al. 6,085,740 A 7/2000 Ivri et al. 5,802,278 A 9/1998 Isfeld et al. 6,088,043 A 7/2000 Kelleher et al. S,818,603 A 10/1998 Motoyama 6,091,263 A 7/2000 New et al. S,822,308 A 10/1998 Weigand et al. 6,094,065 A 7/2000 Pietzold, III et al. Tavana et al. 6,094,726 A 7/2000 Gonion et al. S,822,313 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. S,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Volftsun et al. 5,822,360 A 10/1998 Lee et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Witt 6,112,218 A 8/2000 Witt 6,112,218 A 8/2000 Freund Et al. 5,838,165 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,165 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Law et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown Field Et al. 6,134,605 A 10/2000 Hudson et al. 5,870,427 A 2/1999 Fiedemann, Jr. et al. 6,134,605 A 10/2000 Martz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Martz 5,884,284 A 3/1999 Peters et al. 6,150,838 A 11/2000 Wittig et al. 5,886,374 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Wittig et al.	5,791,517	Α					
5,794,067 A 8/1998 Kadowaki 6,078,736 A 6/2000 Guccione 5,802,078 A 9/1998 Krein et al. 6,088,740 A 7/2000 Ivri et al. 5,802,278 A 9/1998 Isfeld et al. 6,088,043 A 7/2000 New et al. 5,818,603 A 10/1998 Weigand et al. 6,091,765 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,094,065 A 7/2000 Pietzold, III et al. 5,822,313 A 10/1998 Malek et al. 6,094,065 A 7/2000 Gonion et al. 5,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. 5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Urit 6,111,935 A 8/2000 Hughes-Hartogs 5,835,753 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,894 A 11/1998 Horst 6,115,751 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Martin et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Matz 5,881,065 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,134,692 A 10/2000 Mortin et al. 5,884,284 A 3/1999 Peters et al. 6,134,693 A 10/2000 Mortin et al. 5,885,537 A 3/1999 Simons et al. 6,154,492 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Wittig et al.	5,791,523	A					
5,802,055 A 9/1998 Krein et al. 5,802,078 A 9/1998 Isfeld et al. 5,818,603 A 10/1998 Motoyama 6,091,765 A 7/2000 Kelleher et al. 5,822,308 A 10/1998 Weigand et al. 5,822,313 A 10/1998 Malek et al. 5,822,313 A 10/1998 Lee et al. 5,822,360 A 10/1998 Athanas et al. 5,828,858 A 10/1998 Athanas et al. 5,829,085 A 11/1998 Jerg et al. 5,838,165 A 11/1998 Urit Miller More Athanas et al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,838,894 A 11/1998 Horst 6,120,551 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Bennett et al. 5,860,021 A 1/1999 Motta et al. 6,128,307 A 10/2000 Hudson et al. 5,870,427 A 2/1999 Tiedemann, Jr. et al. 5,873,045 A 2/1999 Lee et al. 6,134,605 A 10/2000 Matz 5,881,106 A 3/1999 Peters et al. 6,134,605 A 10/2000 Matz 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 6,134,605 A 10/2000 Matz 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al.							
5,802,278 A 9/1998 Isfeld et al. 6,088,043 A 7/2000 New et al. 5,818,603 A 10/1998 Motoyama 6,091,765 A 7/2000 Pietzold, III et al. 5,822,308 A 10/1998 Weigand et al. 6,094,065 A 7/2000 Pietzold, III et al. 5,822,313 A 10/1998 Malek et al. 6,094,072 A 7/2000 Gonion et al. 5,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. 5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Jerg et al. 6,112,218 A 8/2000 Gandhi et al. 5,835,753 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,165 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Bennett et al. 5,860,021 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Matz 5,881,106 A 3/1999 Cartier 6,134,629 A 10/2000 Matz 5,886,537 A 3/1999 Macias et al.							
5,818,603 A 10/1998 Motoyama 6,091,765 A 7/2000 New et al. 5,822,308 A 10/1998 Weigand et al. 6,091,765 A 7/2000 Pietzold, III et al. 5,822,313 A 10/1998 Malek et al. 6,094,065 A 7/2000 Gonion et al. 5,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. 5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Jerg et al. 6,111,935 A 8/2000 Gandhi et al. 5,835,753 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,165 A 11/1998 Chatter 6,119,178 A 9/2000 Martin et al. 5,8345,815 A 12/1998 Vogel 6,120,551 A 9/2000 Martin et al. 5,860,021 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown							
5,822,308 A 10/1998 Weigand et al. 6,094,065 A 7/2000 Pretzold, III et al. 5,822,313 A 10/1998 Malek et al. 6,094,0726 A 7/2000 Gonion et al. 5,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. 5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Jerg et al. 6,112,218 A 8/2000 Gandhi et al. 5,835,753 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,165 A 11/1998 Chatter 6,119,178 A 9/2000 Pretzold, III et al. 5,838,894 A 11/1998 Horst 6,112,218 A 8/2000 Gandhi et al. 5,860,021 A 1/1999 Vogel 6,120,551 A 9/2000 Pretzold, III et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Pretzold al. 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Brown 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 Hudson et al. 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Matz 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Araki et al. 5,8							
5,822,360 A 10/1998 Lee et al. 6,094,726 A 7/2000 Gonion et al. 5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. 5,829,085 A 11/1998 Jerg et al. 6,111,935 A 8/2000 Gandhi et al. 5,835,753 A 11/1998 Witt 6,115,751 A 9/2000 Gandhi et al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Law et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,134,629 A 10/2000 Matz 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,828,858 A 10/1998 Athanas et al. 6,111,893 A 8/2000 Volftsun et al. Hughes-Hartogs 6,111,935 A 8/2000 Gandhi et al. 5,835,753 A 11/1998 Witt 6,115,751 A 9/2000 Gandhi et al. 5,838,165 A 11/1998 Chatter 6,115,751 A 9/2000 Martin et al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Law et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 Matz 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,829,085 A 11/1998 Jerg et al. 6,111,935 A 8/2000 Hughes-Hartogs Gandhi et al. 7,835,753 A 11/1998 Witt 6,115,751 A 9/2000 Tam et al. 8,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 7,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Law et al. 7,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 7,860,021 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 1,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 L'Ecuyer 1,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 1,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Matz 1,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.						8/2000	Volfteun et al
5,835,753 A 11/1998 Witt 6,112,218 A 8/2000 Gandhi et al. 5,838,165 A 11/1998 Chatter 6,115,751 A 9/2000 Martin et al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Bennett et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 L'Ecuyer 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,838,165 A 11/1998 Chatter 6,115,751 A 9/2000 Part al. 1 met al. 5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Part al. Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Part al. Law et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Part al. Bennett et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Part al. Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Part al. L'Ecuyer 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,838,894 A 11/1998 Horst 6,119,178 A 9/2000 Martin et al. 5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Law et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,873,042 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 Matz 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.					6,115,751 A	9/2000	Tam et al.
5,845,815 A 12/1998 Vogel 6,120,551 A 9/2000 Bennett et al. 5,860,021 A 1/1999 Klingman 6,122,670 A 9/2000 Bennett et al. 5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 Liw et al. 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,862,961 A 1/1999 Motta et al. 6,128,307 A 10/2000 Brown 5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 L'Ecuyer 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.	5,845,815	Α	12/1998	Vogel			
5,870,427 A 2/1999 Tiedemann, Jr. et al. 6,134,605 A 10/2000 Hudson et al. 5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 L'Ecuyer 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,873,045 A 2/1999 Lee et al. 6,134,629 A 10/2000 L'Ecuyer 5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,881,106 A 3/1999 Cartier 6,138,693 A 10/2000 Matz 5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,884,284 A 3/1999 Peters et al. 6,141,283 A 10/2000 Bogin et al. 5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,886,537 A 3/1999 Macias et al. 6,150,838 A 11/2000 Wittig et al. 5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
5,887,174 A 3/1999 Simons et al. 6,154,492 A 11/2000 Araki et al.							
	5,889,816	A *	3/1999	Agrawal et al 375/220	6,154,494 A	11/2000	Sugahara et al.

US 9,164,952 B2 Page 4

(56)			Referen	ces Cited		6,483,343			Faith et al.
		TTO I	ATENT	DOCUMENTO		6,507,947			Schreiber et al. Pannell
		U.S. I	PATENT	DOCUMENTS		6,510,138 6,510,510		1/2003	
-	1.57.007		12/2000	Oowaki et al.		6,538,470			Langhammer et al.
	5,157,997 5,173,389			Pechanek et al.		6,556,044		4/2003	Langhammer et al.
	5,175,854			Bretscher		6,563,891			Eriksson et al.
6	5,175,892	B1		Sazzad et al.		6,570,877			Kloth et al.
	5,181,981			Varga et al.		6,577,678 6,587,684			Scheuermann Hsu et al.
	5,185,418			MacLellan et al.		6,590,415			Agrawal et al.
	5,192,070 5,192,255			Poon et al. Lewis et al.		6,601,086			Howard et al.
	5,192,388		2/2001			6,601,158	B1		Abbott et al.
	5,195,788		2/2001	Leaver et al.		6,604,085		8/2003	
	5,198,924			Ishii et al.		6,604,189 6,606,529		8/2003	Zemlyak et al. Crowder, Jr. et al.
	5,199,181 5,202,130			Rechef et al. Scales, III et al.		6,611,906			McAllister et al.
	5,202,130			Hinedi et al.		6,615,333	B1		Hoogerbrugge et al.
	5,219,697			Lawande et al.		6,618,434			Heidari-Bateni et al.
	5,219,756			Kasamizugami		6,618,777 6,640,304			Greenfield Ginter et al.
	5,219,780 5,223,222		4/2001	Lipasti Fijolek et al.		6,647,429		11/2003	
	5,226,387			Tewfik et al.		6,653,859		11/2003	Sihlbom et al.
	5,230,307			Davis et al.		6,675,265			Barroso et al.
	5,237,029			Master et al.		6,675,284 6,684,319		1/2004	Warren Mohamed et al.
6	5,246,883	Bl	6/2001			6,691,148			Zinky et al.
6	5,247,125 5,249,251	B1		Noel-Baron et al. Chang et al.		6,694,380			Wolrich et al.
	5,258,725			Lee et al.		6,711,617			Bantz et al.
ϵ	5,263,057	B1		Silverman		6,718,182		4/2004	
	5,266,760			DeHon et al.		6,721,286 6,721,884			Williams et al. De Oliveira Kastrup Pereira et al.
	5,272,579 5,272,616			Lentz et al. Fernando et al.		6,732,354			Ebeling et al.
	5,272,010			Dujardin et al.		6,735,621			Yoakum et al.
6	5,281,703	B1		Furuta et al.		6,738,744			Kirovski et al.
	5,282,627			Wong et al.		6,748,360 6,751,723			Pitman et al. Kundu et al.
	5,289,375			Knight et al.		6,754,470			Hendrickson et al.
	5,289,434 5,289,488		9/2001 9/2001	Dave et al.		6,760,587			Holtzman et al.
	5,292,822			Hardwick		6,760,833			Dowling
	5,292,827		9/2001			6,766,165			Sharma et al.
	5,292,830			Taylor et al.		6,778,212 6,785,341			Deng et al. Walton et al.
	5,301,653 5,305,014			Mohamed et al. Roediger et al.		6,807,590		10/2004	Carlson et al.
	5,311,149			Ryan et al.		6,819,140			Yamanaka et al.
6	5,321,985	B1	11/2001	Kolls		6,823,448			Roth et al.
	5,326,806			Fallside et al.		6,829,633 6,832,250			Gelfer et al. Coons et al.
	5,346,824 5,347,346		2/2002 2/2002			6,836,839	B2		Master et al.
	5,349,394			Brock et al.		6,854,002	B2	2/2005	Conway et al.
6	5,353,841	B1 *	3/2002	Marshall et al	708/232	6,859,434			Segal et al.
	5,356,994			Barry et al.		6,865,664 6,871,236			Budrovic et al. Fishman et al.
	5,359,248		3/2002			6,883,074			Lee et al.
	5,360,256 5,360,259		3/2002 3/2002	Bradley		6,883,084			Donohoe
	5,360,263			Kurtzberg et al.		6,894,996		5/2005	
	5,363,411			Dugan et al.		6,901,440 6,907,598		6/2005	Bimm et al.
	5,366,999 5,377,983			Drabenstott et al. Cohen et al.		6,912,515			Jackson et al.
	5,378,072			Collins et al.		6,941,336		9/2005	
	5,381,293			Lee et al.		6,980,515			Schunk et al.
	5,381,735		4/2002			6,985,517 6,986,021			Matsumoto et al.
	5,385,751		5/2002			6,986,142			Master et al. Ehlig et al.
	5,405,214 5,408,039		6/2002	Meade, II		6,988,139			Jervis et al.
	5,410,941			Taylor et al.		7,032,229			Flores et al.
	5,411,612			Halford et al.		7,044,741 7,082,456		5/2006	
	5,421,372			Bierly et al.		7,082,436			Mani-Meitav et al. Ainsworth et al.
	5,421,809 5,426,649			Wuytack et al. Fu et al.		7,142,731		11/2006	
	5,430,624			Jamtgaard et al.		7,249,242		7/2007	Ramchandran
ϵ	5,433,578	B1	8/2002	Wasson		2001/0003191			Kovacs et al.
	5,434,590			Blelloch et al.		2001/0023482		9/2001	
	5,438,737 5,456,996			Morelli et al. Crawford, Jr. et al.		2001/0029515 2001/0034795		10/2001	Mirsky Moulton et al.
	5,459,883			Subramanian et al.		2001/0034793			Miyamoto
	5,467,009			Winegarden et al.		2001/0048713			Medlock et al.
ϵ	5,469,540	B2	10/2002	Nakaya		2001/0048714	A1	12/2001	Jha
6	5,473,609	В1	10/2002	Schwartz et al.		2001/0050948	A1	12/2001	Ramberg et al.

(56) References (nces Cited		3745 A1		Ramchandran
U.S. PATENT		DOCUMENTS	2004/017	2004/0174932 A1 9		Ramchandran Warke et al. Stevens
2002/0010848	A1 1/2002	Kamano et al.	2005/016	6038 A1	7/2005	Wang et al.
2002/0013799		Blaker	2005/016	6073 A1 0871 A1	7/2005	Lee Sedarat
2002/0013937 2002/0015435		Ostanevich et al. Rieken	2005/019			Dowling
2002/0015439		Kohli et al.	2006/003			Master et al.
2002/0023210	A1 2/2002	Tuomenoksa et al.				
2002/0024942		Tsuneki et al.		FOREIG	N PATE	NT DOCUMENTS
2002/0024993 2002/0031166		Subramanian et al. Subramanian et al.	EP	0166	586	1/1991
2002/0032551		Zakiya	EP	0236		5/1991
2002/0035623		Lawande et al.	EP	0478	624	4/1992
2002/0041581 2002/0042907		Aramaki Yamanaka et al.	EP EP	0479		4/1992
2002/0042307		Leung et al.	EP EP	0661 0668		7/1995 8/1995
2002/0069282	A1 6/2002	Reisman	EP	0690		1/1996
2002/0072830 2002/0078337		Hunt Moreau et al.	EP	0691		1/1996
2002/00/833/		Renard et al.	EP EP	07686 08176		4/1997 1/1998
2002/0083423	A1 6/2002	Ostanevich et al.	EP	0821		1/1998
2002/0087829		Snyder et al.	EP	0866		9/1998
2002/0089348 2002/0101909		Langhammer Chen et al.	EP EP	0923: 0926:		6/1999 6/1999
2002/0107905		Roe et al.	EP EP	1056		11/2000
2002/0107962		Richter et al.	EP	1061		12/2000
2002/0119803		Bitterlich et al. Butt et al.	EP	10614		12/2000
2002/0120672 2002/0133688		Lee et al.	EP EP	1126: 1150:		8/2001 10/2001
2002/0138716		Master et al.	EP	1189		3/2002
2002/0141489		Imaizumi	GB	2067		7/1981
2002/0147845 2002/0159503		Sanchez-Herrero et al. Ramachandran	GB JP	22379 62-249		5/1991 10/1987
2002/0162026		Neuman et al.	JP	63-147		6/1988
2002/0167997		Kim et al.	JP	4-51	546	2/1992
2002/0168018 2002/0181559		Scheuermann Heidari-Bateni et al.	JP	7-064		3/1995
2002/0181339		Dutta et al.	JP JP	7066′ 10-233¢		3/1995 9/1998
2002/0184291		Hogenauer	JP	10-254		9/1998
2002/0184498			JP	11-296		10/1999
2002/0191790 2003/0007606		Anand et al. Suder et al.	JP JP	2000-315° 2001-053°		11/2000 2/2001
2003/0012270		Zhou et al.	WO	WO 89/05		6/1989
2003/0018446		Makowski et al.	WO	WO 89/11		11/1989
2003/0018700 2003/0023649		Giroti et al. Kamiya et al.	WO WO	WO 91/00: WO 93/13		1/1991 7/1993
2003/0023830		Hogenauer	WO	WO 95/11		5/1995
2003/0026242		Jokinen et al.	WO	WO 96/33	558	10/1996
2003/0030004 2003/0046421		Dixon et al. Horvitz et al.	WO WO	WO 98/320 WO 99/03		7/1998 1/1999
2003/0040421		Rajkumar	WO	WO 99/03 WO 99/210		4/1999
2003/0061311			WO	WO 99/26		6/1999
2003/0063656 2003/0074473		Rao et al. Pham et al.	WO	WO 99/65		12/1999
2003/0076815		Miller et al.	WO WO	WO 00/19: WO 00/65:		4/2000 11/2000
2003/0099223	A1 5/2003	Chang et al.	WO	WO 00/69		11/2000
2003/0102889		Master et al.	WO	WO 01/11:		2/2001
2003/0105949 2003/0110485		Master et al. Lu et al.	WO WO	WO 01/22: WO 01/76		3/2001 10/2001
2003/0131162	A1 7/2003	Secatch et al.	wo	WO 02/129		2/2002
2003/0142818		Raghunathan et al.		OTI	IED DIT	DI ICATIONS
2003/0154357 2003/0163723		Master et al. Kozuch et al.		OIL	IER PU	BLICATIONS
2003/0172138		McCormack et al.	Aggarwal e	et al "Effici	ent Huffr	man Decoding," International Con-
2003/0172139		Srinivasan et al.				EE 1:936-939 (Sep. 10-13, 2000).
2003/0200538 2003/0212684		Ebeling et al. Meyer et al.			e Pipelir	ning," ACM Computing Surveys,
2003/0212084		Watkins		(Sep. 1995).		
2004/0006584	A1 1/2004	Vandeweerd				and Application of a Dynamically
2004/0010645		Scheuermann et al.				for Future Mobile Communication Sustant Computing Machines 2000
2004/0015970 2004/0025159		Scheuermann Scheuermann et al.	Systems," Field Programmable Custom Computing Machine IEEE Symposium, Napa Valley, Los Alamitos, CA. IEEE C			
2004/0057505			Soc. pp. 205-214 (Apr. 17-19, 2000).			
2004/0062300	A1 4/2004	McDonough et al.	Altera Apex 20K dated Prior to Jan. 19, 2012.			
2004/0081248		Parolari				Distributed Arithmetic," Obtained
2004/0086027 2004/0093479		Shattil Ramchandran	2012.	//www.ipga-g	диги.сот	/distribu.htm dated Prior to Jan. 19,
200-7,0075-77	211 3/2004	Tamonanan	2012.			

(56) References Cited

OTHER PUBLICATIONS

Ashenden et al., "The VHDL Cookbook," Dept. Computer Science, University of Adelaide, South Australia. Downloaded from http://tams-www.informatik.uni-hamburg.de/vhdl/doc/cookbook/VHDL-Cookbook.pdf dated Prior to Jan. 19, 2012.

Bacon et al., "Compiler Transformations for High-Performance Computing," ACM Computing Surveys 26(4):368-373 (Dec. 1994). Balasubramonian et al., "Reducing the Complexity of the Register File in Dynamic Superscalar Processors," Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 237-248 (Dec. 1, 2001).

Banerjee et al., "A MATLAB Compiler for Distributed, Heterogeneous, Reconfigurable Computing Systems," 2000 IEEE Symposium, pp. 39-48, (Apr. 17-19, 2000).

Bapty et al., "Uniform Execution Environment for Dynamic Reconfiguration," Darpa Adaptive Computing Systems, http://isis.vanderbilt.edu/publications/archive/babty_T_#_0_1999_Uniform_Ex.pdf, pp. 1-7 dated Prior to Jan. 19, 2012.

Baumgarte et al., "PACT XPP—A Self-Reconfigurable Data Processing Architecture," NN www.pactcorp.com/sneu/downioad/ersa01 dated Jun. 25, 2001.

Becker et al., "An Application-Tailored Dynamically Reconfigurable Hardware Architecture for Digital Baseband Processing," IEEE Conference Proceedings Article pp. 341-346 (Sep. 18, 2000).

Becker et al., "Design and Implementation of a Coarse-Grained Dynamically Reconfigurable Hardware Architecture," VLSI 2001, Proceedings IEEE Computer Soc. Workshop, Piscataway, NJ, USA, pp. 41-46 (Apr. 19-20, 2001).

Bevstar, BevStar Bottled Water Model Advertisement *Automatic Merchandiser*at www.AMonline.com dated Prior to Jan. 19, 2012. Bevstar, BevStar Point of Use Water Model Advertisement *Automatic Merchandiser*at www.AMonline.com dated Prior to Jan. 19, 2012. Bishop & Loucks, "A Heterogeneous Environment for Hardware/Software Cosimulation," Proceedings of the 30th Annual Simulation Symposium, pp. 14-22 (Apr. 7-9, 1997).

Brakensiek et al., "Re-Configurable Multi-Standard Terminal for Heterogeneous Networks," Radio and Wireless Conference, Rawcon 2002 IEEE. pp. 27-30 dated Prior to Jan. 19, 2012.

Brown et al., "Quick PDA Data Exchange," PC Magazine pp. 1-3 (May 22, 2001).

Buck et al., "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems," International Journal of Computer Simulation 4:155-182 (Apr. 1994).

Burns et al., "A Dynamic Reconfiguration Run-Time System," Proceedings of the 5th Annual Symposium on Field-Programmable Custom Computing Machines, pp. 1 66-75 (Apr. 16, 1997).

Business Wire, "Whirlpool Internet-Enabled Appliances to Use Beeline Shopper Software Features," http://www.whirlpoocorp.com/news/releases/release.asp?rid=90 dated Prior to Jan. 19, 2012.

Buttazzo et al., "Optimal Deadline Assignment for Scheduling Soft Aperiodic Tasks in Hard Real-Time Environments," Engineering of Complex Computer Systems, Proceedings of the Third IEEE International Conference on Como, pp. 39-48 (Sep. 8, 1997).

Callahan et al., "Adapting Software Pipelining for Reconfigurable Computing," in Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems p. 8, ACM (CASES '00, San Jose, CA) (Nov. 17-18, 2000).

Chapman & Mehrotra, "OpenMP and HPF: Integrating Two Paradigms," Proceedings of the 4th International Euro-Par Conference (Euro-Par'98), Springer-Verlag Heidelberg, Lecture Notes in Computer Science 1470:650-658 dated Prior to Jan. 19, 2012.

Chen et al., "A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths," IEEE Journal of Solid-State Circuits, IEEE 35:74-75 (Feb. 1, 2001).

Clarke, "Embedded Solutions Enters Development Pact with Marconi," EETimes Online (Jan. 26, 2000).

Compton & Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Press, ACM Computing Surveys (CSUR) 34(2):171-210 (Jun. 2002).

Compton et al., "Configuration Relocation and Defragmentation for Run-Time Reconfigurable Computing," Northwestern University, http://citeseer.nj.nec.com/compton00configuration.html, pp. 1-17 dated Prior to Jan. 19, 2012.

Conte et al., "Dynamic Rescheduling: A Technique for Object Code Compatibility in VLIW Architectures," Proceedings of the 28th Annual International Symposium on Microarchitecture pp. 208-218 (Nov. 29, 1995).

Conte et al., "Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings," Proceedings of the Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) 29:201-211 (Dec. 2, 1996).

Cray Research Inc., "Cray T3E Fortran Optimization Guide," Ver. 004-2518-002, Section 4.5 dated Prior to Jan. 19, 2012.

Cummings et al., "FPGA in the Software Radio," IEEE Communications Magazine . 37(2):108-112 (Feb. 1999).

Dandalis et al., "An Adaptive Cryptographic Engine for IPSec Architectures," IEEE pp. 132-141 (Jan. 2000).

David et al., "DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunication Constraints," Proceedings of the International Parallel and Distributed Processing Symposium pp. 156-163 (Apr. 15, 2002).

Deepakumara et al., "FPGA Implementation of MD5 has Algorithm," Canadian Conference on Electrical and Computer Engineering, IEEE dated Prior to Jan. 19, 2012.

Dehon et al., "Reconfigurable Computing: What, Why and Implications for Design Automation," Design Automation Conference Proceedings pp. 610-615 dated Prior to Jan. 19, 2012.

Dipert, "Figuring Out Reconfigurable Logic," EDN 44(16):107-114 (Aug. 5, 1999).

Dominikus, "A Hardware Implementation of MD4-Family Hash Algorithms," 9th International Conference on Electronics, Circuits and Systems IEEE dated Prior to Jan. 19, 2012.

Dorband, "aCe C Language Reference Guide," Online (Archived Mar. 2001), http://web.archive.org/web/20000616053819/http://newton.gsfc.nasa.gov/aCe/aCe_dir/aCe_cc_Ref.html dated Prior to Jan. 19, 2012.

Drozdowski, "Scheduling Multiprocessor Tasks—An Overview," Instytut Informatyki Politechnika, pp. 1-31 (Jan. 31, 1996).

Ebeling et al., "RaPiD Reconfigurable Pipelined Datapath," Springer-Verlag, 6th International Workshop on Field-Programmable Logic and Applications pp. 126-135 dated Prior to Jan. 19, 2012.

Fawer et al., "A Multiprocessor Approach for Implementing a Time-Diversity Spread Spectrum Receiver," Proceedings of the 1990 International Zurich Seminal on Digital Communications, pp. 173-180 (Mar. 5-8, 1990).

Fisher, "Gone Flat," Forbes pp. 76-79 (Oct. 2001).

Fleischmann et al., "Prototyping Networked Embedded Systems," Integrated Engineering, pp. 116-119 (Feb. 1999).

Forbes "Best of the Web—Computer Networking/Consumer Durables," *The Forbes Magnetic 40*p. 80 (May 2001).

Gibson, "Fresh Technologies Will Create Myriad Functions," FT Information Technology Review; World Wide Web at http://technews.acm.org/articles/2000-2/0301w.

html?searchterm=%22fresh+technologies%22 (Mar. 1, 2000).

Gluth, "Integrierte Signalprozessoren," Elektronik 35(18):112-118 Franzis Verlag GMBH, Munich, Germany (Sep. 5, 1986).

Gokhale & Schlesinger, "A Data Parallel C and Its Platforms," Proceedings of the Fifth Symposium on the Frontiers of Massively Parallel Computation pp. 194-202 (Frontiers'95) (Feb. 1995).

Grimm et al., "A System Architecture for Pervasive Computing," Washington University, pp. 1-6 (Sep. 2000).

Halbwachs et al., "The Synchronous Data Flow Programming Language LUSTRE," Proceedings of the IEEE 79(9):1305-1319 (Sep. 1991).

Hammes et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Proc. of the Intl. Conf. on Parallel Architectures and Compilation Techniques, pp. 236-244 (Oct. 1999).

Hanna et al., "A Normalized Backpropagation Learning Algorithm for Multilayer Feed-Forward Neural Adaptive Filters," *Neural Networks for Signal Processing XI*, Proceedings of the 2001 IEEE Signal Processing Society Workshop pp. 63-72 (Sept 2001).

(56) References Cited

OTHER PUBLICATIONS

Hartenstein, "Coarse Grain Reconfigurable Architectures," Design Automation Conference, 2001. Proceedings of the ASP-Dac 2001, Asian and South Pacific Jan. 30, 2001—Feb. 2, 2001, Piscataway, NJ, US, IEEE, pp. 564-569 (Jan. 30, 2001).

Heinz, "An Efficiently Compliable Extension of {M}odula-3 for Problem-Oriented Explicitly Parallel Programming," Proceedings of the Joint Symposium on Parallel Processing (May 1993).

Hinden et al., "The DARPA Internet: Interconnecting Heterogeneous Computer Networks with Gateways," IEEE Computer Magazine pp. 38-48 dated Prior to Jan. 19, 2012.

Horton, "Beginning Java 2: JDK 1.3 Edition," Wrox Press, Chapter 8, pp. 313-316 (Feb. 2001).

Huff et al., "Lifetime-Sensitive Modulo Scheduling," 6th Conference on Programming Language, Design and Implementation, pp. 258-267, ACM dated Prior to Jan. 19, 2012.

IBM, "Multisequencing a Single Instruction Stream Scheduling with Space-time Trade-offs," IBM Technical Disclosure Bulletin 36(2):105-108 (Feb. 1, 1993).

IEEE, "IEEE Standard Verilog Hardware Description Language," downloaded from http://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf on Dec. 7, 2006 (Sep. 2001).

Internet Wire, Sunbeam Joins Microsoft in University Plug and Play Forum to Establish A "Universal" Smart Appliance Technology Standard (Mar. 23, 2000).

Ishii et al., "Parallel Variable Length Decoding with Inverse Quantization for Software MPEG-2 Decoders," Workshop on Signal Processing Systems, Design and Implementation, IEEE pp. 500-509 (Nov. 3-5, 1997).

Jain et al., "An Alternative Approach Towards the Design of Control Units," Microelectronics and Reliability 24(6):1009-1012 dated Prior to Jan. 19, 2012.

Jain, "Parallel Processing with the TMS320C40 Parallel Digital Signal Processor," Sonitech International Inc., pp. 13-46. Retrieved from: http://www-s.ti.com/sc/psheets/spra031/spra031.pdf retrieved on Apr. 14, 2004 (Feb. 1994).

Janssen et al., "Partitioned Register File for TTAs," Proceedings of the 28th Annual International Symposium on Microarchitecture, pp. 303-312 (Nov. 1995).

Janweijer et al., "A Compact Robin Using the SHarc (CRUSH),"
Obtained from://www.nikhef.nl/~peterj/Crush/CRUSH-hw.pdf
(Sep. 1998).

Jong-Pyng et al., "Real-Time Virtual Channel Flow Control," Proceedings of the Annual International Phoenix Conference on Computers and Communications, Conf. 13, pp. 97-103 (Apr. 12, 1994). Jung et al., "Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design," Proceedings of the 13th International Symposium on System Synthesis pp. 79-84 (ISSS'00) (Sep. 2000).

Kaufmann et al., "Digital Spread-Spectrum Multipath-Diversity Receiver for Indoor Communication," from Pioneers to the 21st Century; Denver, Proceedings of the Vehicular Technology Socity [sic] Conference, NY, IEEE, US 2(Conf. 42):1038-1041 (May 10-13, 1992).

Kneip et al., "An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single-Chip Digital Signal Processor," Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 16(1):31-40 (May 1, 1997).

Lee & Messerschmitt, "Pipeline Interleaved Programmable DSP's: Synchronous Data Flow Programming," IEEE Transactions on Acoustics, Speech, and Signal Processing ASSP-35(9):1334-1345 (Sep. 1987).

Lee & Messerschmitt, "Synchronous Data Flow," Proceedings of the IEEE 75(9):1235-1245 (Sep. 1987).

Lee & Parks, "Dataflow Process Networks," Proceedings of the IEEE 83(5):773-799 (May 1995).

Liu et al., "Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment," *Journal of the Association for Computing* 20(1):46-61 dated Prior to Jan. 19, 2012.

Llosa et al., "Lifetime-Sensitive Modulo Scheduling in a Production Environment," IEEE Trans. on Comps. 50(3):234-249 (Mar. 2001). Lu et al., "The Morphosys Dynamically Reconfigurable System-On-Chip," Proceedings of the First NASA/DOD Workshop on Evolvable Hardware, pp. 152-160 (Jul. 19, 1999).

Mangione-Smith et al., "Seeking Solutions in Configurable Computing," *Computer* 30(12):38-43 (Dec. 1997).

Manion, "Network CPU Adds Spice," Electronic Engineering Times, Issue 1126 (Aug. 14, 2000).

Mascia & Ishii., "Neural Net Implementation on Single-Chip Digital Signal Processor," IEEE dated Prior to Jan. 19, 2012.

McGraw, "Parallel Functional Programming in Sisal: Fictions, Facts, and Future," Lawrence Livermore National Laboratory pp. 1-40 (Jul. 1993).

Najjar et al., "High-Level Language Abstraction for Reconfigurable Computing," *Computer* 36(8):63-69 (Aug. 2003).

Nichols et al., "Data Management and Control-Flow Constructs in a SIMD/SPMD Parallel Language/Compiler," Proceedings of the 3rd Symposium on the Frontiers of Massively Parallel Computation pp. 397-406 (Oct. 1990).

OpenMP Architecture Review Board, "OpenMP C and C++ Application Program Interface," pp. 7-16 (Oct. 1998).

Oracle Corporation, "Oracle8i JDBC Developer's Guide and Reference," Release 3, 8.1.7, pp. 10-8-10-10 (Jul. 2000).

Pauer et al., "Algorithm Analysis and Mapping Environment for Adaptive Computing Systems: Further Results," Proc. IEEE Symposium on FPGA's for Custom Computing Machines (FCCM), Napa CA dated Prior to Jan. 19, 2012.

Pauer et al., "Algorithm Analysis and Mapping Environment for Adaptive Computing Systems," Presentation slides, Third Bi-annual Ptolemy Miniconference dated Prior to Jan. 19, 2012.

Rajagopalan et al., "A Flexible Multiplication Unit for an FPGA Logic Block," *Circuits and Systems*4:546-9 dated Prior to Jan. 19, 2012.

Ramamritham et al., "On Scheduling Algorithms for Real-Time Multiprocessor Systems," Algorithms and Applications, Proceedings of the International conference on Parallel Processing 3:143-152 (Aug. 8, 1989).

Schneider, "A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders," Proceedings of the Design Automation Conference 34:498-503 (Jun. 9-13, 1997).

Sidhu et al., "A Self-Reconfigurable Gate Array Architecture," 10 International Workshop on Field Programmable Logic and Applications http://coblitz.codeen.org:3125/citeseer.ist.psu.edu/cache/papers/cs/17524/http:zSzzSzmaarcii. usc.

eduzSzPublicationsZSzsidhu_fp100.pdf/

sidhu00selfreconfigurable.pdf retrieved on Jun. 21, 2006 (Sep. 1, 2001).

Smith, "Intro to ASICs: ASIC Cell Libraries," at http://iroi.seu.edu.cn/books/asics/Book2/CH01/CH01.5.htm, printed on Feb. 4, 2005 (Jun. 1997).

Souza, "Computing's New Face—Reconfigurable Devices Could Rattle Supply Chain," Electronic Buyers' News Issue 1205, pg. P.1 (Apr. 3, 2000).

Souza, "Quicksilver Buys White Eagle," Electronic Buyers News, Issue 1220 (Jul. 17, 2000).

Sriram et al., "MPEG-2 Video Decoding on the TMS320C6X DSP Architecture," Conference Record of the 32nd Asilomar Conference on Signals, Systems, and Computers, IEEE pp. 1735-1739 (Nov. 1-4, 1998).

Steiner, "Coke Chiefs Latest Daft Idea—A Cola Tap in Every House," Sunday Times (Mar. 2001).

Sun Microsystems, "FORTRAN 3.0.1 User's Guide, Revision A," pp. 57-68 (Aug. 1994).

Svensson, "Co's Join on Home Web Wiring Network," Associated Press Online printed on Apr. 30, 2008 (Jun. 2000).

Tang et al., "Thread Partitioning and Scheduling Based on Cost Model," Proceedings of the Ninth Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 272-281 Retrieved from: http://doi.acm.org/10.1145/258492.2585 dated Prior to Jan. 19, 2012.

(56) References Cited

OTHER PUBLICATIONS

Vaya, "VITURBO: A Reconfigurable Architecture for Ubiquitous Wireless Networks," A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree Master of Science; RICE University (Aug. 2002).

Wang et al., "Cell Search in W-CDMA," IEEE Journal on Selected Areas in Communications 18(8):1470-1482 (Aug. 2000).

Wardell, "Help for Hurried Cooks?," Popular Science, p. 32 (May 2000).

Whiting & Pascoe, "A History of Data-Flow Languages," IEEE Annals of the History of Computing 16(4):38-59 dated Prior to Jan. 19, 2012.

Williamson & Lee, "Synthesis of Parallel Hardware Implementations from Synchronous Dataflow Graph Specifications," Conference Record of the Thirtieth Asilomar Conference on Signals, Systems and Computers 1340-1343 (Nov. 1996).

Wirthlin et al., "A Dynamic Instruction Set Computer," Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, pp. 99-107 (Apr. 21, 1995).

www.gatewayay.com, World Wide Web, http://web.archive.org/web/20000229192734/www.gateway.com/productpages/9300splash/index.shtml Available on Mar. 3, 2000, p. 1 (Mar. 3, 2000).

www.margherita2000.com; from Margherita2000.com printed Apr. 30, 2008 (Jan. 26, 2001).

Xilinx Data Book dated Prior to Jan. 19, 2012.

Xilinx Virtex 1.1 dated Prior to Jan. 19, 2012.

Xilinx Virtex 2.2 dated Prior to Jan. 19, 2012.

Xilinx, "Virtex-II Pro Platform FPGAs: Functional Description DS083-2 (v2.5)," Product Specification, pp. 13-46 (Jan. 20, 2003). Young, "Architecture Powers up IPSec, SSL," EETimes, Los Gatos, CA, pp. 1-4 http://www.eetimes.com/story/OEG20011102S0065 (Nov. 2, 2001).

Yuan et al., "A Decomposition Approach to Non-Preemptive Real-Time Scheduling," Real Time Systems 6(1):7-35 dated Prior to Jan. 19, 2012


Zaino et al., "Algorithm Analysis and Mapping Environment for Adaptive Computing Systems," Final Technical Report, DARPA Contract F33615-97-C-1174 (Sep. 2001).

Zhang et al., "A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications," 2000 IEEE Solid dated Prior to Jan. 19, 2012.

* cited by examiner

-15007 1500 140 VEMORY 100 MATRIX (FE) MATRIX (MEM) MATRIX 150N FIG. 1
ADAPTIVE COMPUTING ENGINE (ACE) 110 MATRIX INTERCONNECTION NETWORK MATRIX 1506 MATRIX (MARC) MATRIX 150F MATRIX MATRIX (KARC) 150E

FIG. 2



-2502 COMPUTATION UNIT 250W-250J -230 150 COMPUTATION UNIT BOOLEAN (INTERCONNECT) NETWORK DATA (INTERCONNECT) NETWORK 250I~ 7-250F FIG. 3 230 COMPUTATION UNIT 250E~⁷ r 2508 2506~ 2500 COMPUTATION UNIT 250A-MATRIX CONTROLLER




FIG. 5A





FIG. 5B







FIG. 5D



<u>440</u>







FIG. 6


500 FIG. FIG. FIG. FIG. 6D

FIG. 6A U3 U2 515-510C -510D MUX MUX -- REG ------ RÉG ------FILE----530B 530A 510K -510L 540A-MULT MX MX 550A 510R--555A MUX ALU_1 ALU_2 --- REG -----FILE--F--RÉG--F--FILE--510AA--530J MUX 530I 51088-MUX














FIG. 7B





ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS

FIELD OF THE INVENTION

The present invention relates, in general, to integrated circuits and, more particularly, to adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.

BACKGROUND OF THE INVENTION

The advances made in the design and development of integrated circuits ("ICs") have generally produced ICs of several different types or categories having different properties and 20 functions, such as the class of universal Turing machines (including microprocessors and digital signal processors ("DSPs")), application specific integrated circuits ("ASICs" and field programmable gate arrays ("FPGAs"). Each of these different types of ICs, and their corresponding design methodologies, have distinct advantages and disadvantages.

Microprocessors and DSPs, for example, typically provide a flexible, software programmable solution for the implementation of a wide variety of tasks. As various technology standards evolve, microprocessors and DSPs may be repro- 30 grammed, to varying degrees, to perform various new or altered functions or operations. Various tasks or algorithms, however, must be partitioned and constrained to fit the physical limitations of the processor, such as bus widths and hardware availability. In addition, as processors are designed for 35 the execution of instructions, large areas of the IC are allocated to instruction processing, with the result that the processors are comparatively inefficient in the performance of actual algorithmic operations, with only a few percent of these operations performed during any given clock cycle. 40 Microprocessors and DSPs, moreover, have a comparatively limited activity factor, such as having only approximately five percent of their transistors engaged in algorithmic operations at any given time, with most of the transistors allocated to instruction processing. As a consequence, for the perfor- 45 mance of any given algorithmic operation, processors consume significantly more IC (or silicon) area and consume significantly more power compared to other types of ICs, such as ASICs.

While having comparative advantages in power consump- 50 tion and size, ASICs provide a fixed, rigid or "hard-wired" implementation of transistors (or logic gates) for the performance of a highly specific task or a group of highly specific tasks. ASICs typically perform these tasks quite effectively, with a comparatively high activity factor, such as with 55 twenty-five to thirty percent of the transistors engaged in switching at any given time. Once etched, however, an ASIC is not readily changeable, with any modification being timeconsuming and expensive, effectively requiring new masks and new fabrication. As a further result, ASIC design virtually 60 always has a degree of obsolescence, with a design cycle lagging behind the evolving standards for product implementations. For example, an ASIC designed to implement GSM (Global System for Mobile Communications) or CDMA (code division multiple access) standards for mobile communication becomes relatively obsolete with the advent of a new standard, such as 3G.

2

FPGAs have evolved to provide some design and programming flexibility, allowing a degree of post-fabrication modification. FPGAs typically consist of small, identical sections or "islands" of programmable logic (logic gates) surrounded by many levels of programmable interconnect, and may include memory elements. FPGAs are homogeneous, with the IC comprised of repeating arrays of identical groups of logic gates, memory and programmable interconnect. A particular function may be implemented by configuring (or reconfiguring) the interconnect to connect the various logic gates in particular sequences and arrangements. The most significant advantage of FPGAs are their post-fabrication reconfigurability, allowing a degree of flexibility in the implementation of changing or evolving specifications or stan-15 dards. The reconfiguring process for an FPGA is comparatively slow, however, and is typically unsuitable for most real-time, immediate applications.

While this post-fabrication flexibility of FPGAs provides a significant advantage, FPGAs have corresponding and inherent disadvantages. Compared to ASICs, FPGAs are very expensive and very inefficient for implementation of particular functions, and are often subject to a "combinatorial explosion" problem. More particularly, for FPGA implementation, an algorithmic operation comparatively may require orders of magnitude more IC area, time and power, particularly when the particular algorithmic operation is a poor fit to the preexisting, homogeneous islands of logic gates of the FPGA material. In addition, the programmable interconnect, which should be sufficiently rich and available to provide reconfiguration flexibility, has a correspondingly high capacitance, resulting in comparatively slow operation and high power consumption. For example, compared to an ASIC, an FPGA implementation of a relatively simple function, such as a multiplier, consumes significant IC area and vast amounts of power, while providing significantly poorer performance by several orders of magnitude. In addition, there is a chaotic element to FPGA routing, rendering FPGAs subject to unpredictable routing delays and wasted logic resources, typically with approximately one-half or more of the theoretically available gates remaining unusable due to limitations in routing resources and routing algorithms.

Various prior art attempts to meld or combine these various processor, ASIC and FPGA architectures have had utility for certain limited applications, but have not proven to be successful or useful for low power, high efficiency, and real-time applications. Typically, these prior art attempts have simply provided, on a single chip, an area of known FPGA material (consisting of a repeating array of identical logic gates with interconnect) adjacent to either a processor or an ASIC, with limited interoperability, as an aid to either processor or ASIC functionality. For example, Trimberger U.S. Pat. No. 5,737, 631, entitled "Reprogrammable Instruction Set Accelerator", issued Apr. 7, 1998, is designed to provide instruction acceleration for a general purpose processor, and merely discloses a host CPU (central processing unit) made up of such a basic microprocessor combined in parallel with known FPGA material (with an FPGA configuration store, which together form the reprogrammable instruction set accelerator). This reprogrammable instruction set accelerator, while allowing for some post-fabrication reconfiguration flexibility and processor acceleration, is nonetheless subject to the various disadvantages of traditional processors and traditional FPGA material, such as high power consumption and high capacitance, with comparatively low speed, low efficiency and low activity factors.

Tavana et al. U.S. Pat. No. 6,094,065, entitled "Integrated Circuit with Field Programmable and Application Specific

Logic Areas", issued Jul. 25, 2000, is designed to allow a degree of post-fabrication modification of an ASIC, such as for correction of design or other layout flaws, and discloses use of a field programmable gate array in a parallel combination with a mask-defined application specific logic area (i.e., ASIC material). Once again, known FPGA material, consisting of a repeating array of identical logic gates within a rich programmable interconnect, is merely placed adjacent to ASIC material within the same silicon chip. While potentially providing post-fabrication means for "bug fixes" and other error correction, the prior art IC is nonetheless subject to the various disadvantages of traditional ASICs and traditional FPGA material, such as highly limited reprogrammability of an ASIC, combined with high power consumption, comparatively low speed, low efficiency and low activity factors of FPGAs

As a consequence, a need remains for a new form or type of integrated circuitry which effectively and efficiently combines and maximizes the various advantages of processors, 20 ASICs and FPGAs, while minimizing potential disadvantages. Such a new form or type of integrated circuit should include, for instance, the programming flexibility of a processor, the post-fabrication flexibility of FPGAs, and the high speed and high utilization factors of an ASIC. Such integrated circuitry should be readily reconfigurable, in real-time, and be capable of having corresponding, multiple modes of operation. In addition, such integrated circuitry should minimize power consumption and should be suitable for low power applications, such as for use in handheld and other 30 battery-powered devices.

SUMMARY OF THE INVENTION

The present invention provides new form or type of integrated circuitry which effectively and efficiently combines and maximizes the various advantages of processors, ASICs and FPGAs, while minimizing potential disadvantages. In accordance with the present invention, such a new form or type of integrated circuit, referred to as an adaptive comput- 40 ing engine (ACE), is disclosed which provides the programming flexibility of a processor, the post-fabrication flexibility of FPGAs, and the high speed and high utilization factors of an ASIC. The ACE integrated circuitry of the present invention is readily reconfigurable, in real-time, is capable of hav- 45 ing corresponding, multiple modes of operation, and further minimizes power consumption while increasing performance, with particular suitability for low power applications, such as for use in hand-held and other battery-powered devices.

The ACE architecture of the present invention, for adaptive or reconfigurable computing, includes a plurality of heterogeneous computational elements coupled to an interconnection network, rather than the homogeneous units of FPGAs. The plurality of heterogeneous computational elements 55 include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. 60 In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite 65 state machine operations, memory operations, and bit-level manipulations.

4

As illustrated and discussed in greater detail below, the ACE architecture of the present invention provides a single IC, which may be configured and reconfigured in real-time, using these fixed and application specific computation elements, to perform a wide variety of tasks. For example, utilizing differing configurations over time of the same set of heterogeneous computational elements, the ACE architecture may implement functions such as finite impulse response filtering, fast Fourier transformation, discrete cosine transformation, and with other types of computational elements, may implement many other high level processing functions for advanced communications and computing.

Numerous other advantages and features of the present invention will become readily apparent from the following detailed description of the invention and the embodiments thereof, from the claims and from the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram illustrating a preferred apparatus embodiment in accordance with the present invention.

FIG. 2 is a schematic diagram illustrating an exemplary data flow graph in accordance with the present invention.

FIG. 3 is a block diagram illustrating a reconfigurable matrix, a plurality of computation units, and a plurality of computational elements, in accordance with the present invention.

FIG. 4 is a block diagram illustrating, in greater detail, a computational unit of a reconfigurable matrix in accordance with the present invention.

FIGS. 5A through 5E are block diagrams illustrating, in detail, exemplary fixed and specific computational elements, forming computational units, in accordance with the present invention.

FIGS. 6A-6D are a block diagram illustrating, in detail, a preferred multifunction adaptive computational unit having a plurality of different, fixed computational elements, in accordance with the present invention.

FIGS. 7A-7B are a block diagram illustrating, in detail, a preferred adaptive logic processor computational unit having a plurality of fixed computational elements, in accordance with the present invention.

FIG. **8** is a block diagram illustrating, in greater detail, a preferred core cell of an adaptive logic processor computational unit with a fixed computational element, in accordance with the present invention.

FIG. 9 is a block diagram illustrating, in greater detail, a preferred fixed computational element of a core cell of an adaptive logic processor computational unit, in accordance with the present invention.

DETAILED DESCRIPTION

While the present invention is susceptible of embodiment in many different forms, there are shown in the drawings and will be described herein in detail specific embodiments thereof, with the understanding that the present disclosure is to be considered as an exemplification of the principles of the invention and is not intended to limit the invention to the specific embodiments illustrated.

As indicated above, a need remains for a new form or type of integrated circuitry which effectively and efficiently combines and maximizes the various advantages of processors, ASICs and FPGAs, while minimizing potential disadvantages. In accordance with the present invention, such a new form or type of integrated circuit, referred to as an adaptive

computing engine (ACE), is disclosed which provides the programming flexibility of a processor, the post-fabrication flexibility of FPGAs, and the high speed and high utilization factors of an ASIC. The ACE integrated circuitry of the present invention is readily reconfigurable, in real-time, is capable of having corresponding, multiple modes of operation, and further minimizes power consumption while increasing performance, with particular suitability for low power applications.

FIG. $\hat{\mathbf{1}}$ is a block diagram illustrating a preferred apparatus 10 100 embodiment in accordance with the present invention. The apparatus 100, referred to herein as an adaptive computing engine ("ACE") 100, is preferably embodied as an integrated circuit, or as a portion of an integrated circuit having other, additional components. In the preferred embodiment, 15 and as discussed in greater detail below, the ACE 100 includes one or more reconfigurable matrices (or nodes) 150, such as matrices 150A through 150N as illustrated, and a matrix interconnection network 110. Also in the preferred embodiment, and as discussed in detail below, one or more of the 20 matrices 150, such as matrices 150A and 150B, are configured for functionality as a controller 120, while other matrices, such as matrices 150C and 150D, are configured for functionality as a memory 140. The various matrices 150 and matrix interconnection network 110 may also be imple- 25 mented together as fractal subunits, which may be scaled from a few nodes to thousands of nodes.

A significant departure from the prior art, the ACE 100 does not utilize traditional (and typically separate) data, DMA, random access, configuration and instruction busses 30 for signaling and other transmission between and among the reconfigurable matrices 150, the controller 120, and the memory 140, or for other input/output ("I/O") functionality. Rather, data, control and configuration information are transmitted between and among these matrix 150 elements, utilizing the matrix interconnection network 110, which may be configured and reconfigured, in real-time, to provide any given connection between and among the reconfigurable matrices 150, including those matrices 150 configured as the controller 120 and the memory 140, as discussed in greater 40 detail below.

The matrices 150 configured to function as memory 140 may be implemented in any desired or preferred way, utilizing computational elements (discussed below) of fixed memory elements, and may be included within the ACE 100 or incor- 45 porated within another IC or portion of an IC. In the preferred embodiment, the memory 140 is included within the ACE 100, and preferably is comprised of computational elements which are low power consumption random access memory (RAM), but also may be comprised of computational ele- 50 ments of any other form of memory, such as flash, DRAM (dynamic random access memory), SRAM (static random access memory), MRAM (magnetoresistive random access memory), ROM (read only memory), EPROM (erasable programmable read only memory) or E²PROM (electrically 55 erasable programmable read only memory). In the preferred embodiment, the memory 140 preferably includes direct memory access (DMA) engines, not separately illustrated.

The controller 120 is preferably implemented, using matrices 150A and 150B configured as adaptive finite state 60 machines, as a reduced instruction set ("RISC") processor, controller or other device or IC capable of performing the two types of functionality discussed below. (Alternatively, these functions may be implemented utilizing a conventional RISC or other processor.) The first control functionality, referred to 65 as "kernal" control, is illustrated as kernal controller ("KARC") of matrix 150A, and the second control function-

6

ality, referred to as "matrix" control, is illustrated as matrix controller ("MARC") of matrix 150B. The kernal and matrix control functions of the controller 120 are explained in greater detail below, with reference to the configurability and reconfigurability of the various matrices 150, and with reference to the preferred form of combined data, configuration and control information referred to herein as a "silverware" module.

The matrix interconnection network 110 of FIG. 1, and its subset interconnection networks separately illustrated in FIGS. 3 and 4 (Boolean interconnection network 210, data interconnection network 240, and interconnect 220), collectively and generally referred to herein as "interconnect", "interconnection(s)" or "interconnection network(s)", may be implemented generally as known in the art, such as utilizing FPGA interconnection networks or switching fabrics, albeit in a considerably more varied fashion. In the preferred embodiment, the various interconnection networks are implemented as described, for example, in U.S. Pat. Nos. 5,218, 240, 5,336,950, 5,245,227, and 5,144,166, and also as discussed below and as illustrated with reference to FIGS. 7. 8 and 9. These various interconnection networks provide selectable (or switchable) connections between and among the controller 120, the memory 140, the various matrices 150, and the computational units 200 and computational elements 250 discussed below, providing the physical basis for the configuration and reconfiguration referred to herein, in response to and under the control of configuration signaling generally referred to herein as "configuration information". In addition, the various interconnection networks (110, 210, 240 and 220) provide selectable or switchable data, input, output, control and configuration paths, between and among the controller 120, the memory 140, the various matrices 150, and the computational units 200 and computational elements 250, in lieu of any form of traditional or separate input/output busses, data busses, DMA, RAM, configuration and instruction busses.

It should be pointed out, however, that while any given switching or selecting operation of or within the various interconnection networks (110, 210, 240 and 220) may be implemented as known in the art, the design and layout of the various interconnection networks (110, 210, 240 and 220), in accordance with the present invention, are new and novel, as discussed in greater detail below. For example, varying levels of interconnection are provided to correspond to the varying levels of the matrices 150, the computational units 200, and the computational elements 250, discussed below. At the matrix 150 level, in comparison with the prior art FPGA interconnect, the matrix interconnection network 110 is considerably more limited and less "rich", with lesser connection capability in a given area, to reduce capacitance and increase speed of operation. Within a particular matrix 150 or computational unit 200, however, the interconnection network (210, 220 and 240) may be considerably more dense and rich, to provide greater adaptation and reconfiguration capability within a narrow or close locality of reference.

The various matrices or nodes 150 are reconfigurable and heterogeneous, namely, in general, and depending upon the desired configuration: reconfigurable matrix 150A is generally different from reconfigurable matrices 150B through 150N; reconfigurable matrices 150A and 150C through 150N; reconfigurable matrix 150C is generally different from reconfigurable matrices 150A, 150B and 150D through 150N, and so on. The various reconfigurable matrices 150 each generally contain a different or varied mix of adaptive and reconfigurable computational (or computation) units (200); the computational units 200, in turn, generally contain a different

or varied mix of fixed, application specific computational elements (250), discussed in greater detail below with reference to FIGS. 3 and 4, which may be adaptively connected, configured and reconfigured in various ways to perform varied functions, through the various interconnection networks.

In addition to varied internal configurations and reconfigurations, the various matrices 150 may be connected, configured and reconfigured at a higher level, with respect to each of the other matrices 150, through the matrix interconnection network 110, also as discussed in greater detail below.

Several different, insightful and novel concepts are incorporated within the ACE 100 architecture of the present invention, and provide a useful explanatory basis for the real-time operation of the ACE 100 and its inherent advantages.

The first novel concepts of the present invention concern 15 the adaptive and reconfigurable use of application specific, dedicated or fixed hardware units (computational elements 250), and the selection of particular functions for acceleration, to be included within these application specific, dedicated or fixed hardware units (computational elements 250) 20 within the computational units 200 (FIG. 3) of the matrices 150, such as pluralities of multipliers, complex multipliers, and adders, each of which are designed for optimal execution of corresponding multiplication, complex multiplication, and addition functions. Given that the ACE 100 is to be optimized, 25 in the preferred embodiment, for low power consumption, the functions for acceleration are selected based upon power consumption. For example, for a given application such as mobile communication, corresponding C (C+ or C++) or other code may be analyzed for power consumption. Such 30 empirical analysis may reveal, for example, that a small portion of such code, such as 10%, actually consumes 90% of the operating power when executed. In accordance with the present invention, on the basis of such power utilization, this small portion of code is selected for acceleration within cer- 35 tain types of the reconfigurable matrices 150, with the remaining code, for example, adapted to run within matrices 150 configured as controller 120. Additional code may also be selected for acceleration, resulting in an optimization of power consumption by the ACE 100, up to any potential 40 trade-off resulting from design or operational complexity. In addition, as discussed with respect to FIG. 3, other functionality, such as control code, may be accelerated within matrices 150 when configured as finite state machines.

Next, algorithms or other functions selected for accelera- 45 tion are converted into a form referred to as a "data flow graph" ("DFG"). A schematic diagram of an exemplary data flow graph, in accordance with the present invention, is illustrated in FIG. 2. As illustrated in FIG. 2, an algorithm or function useful for CDMA voice coding (QCELP (Qual- 50 comm code excited linear prediction) is implemented utilizing four multipliers 190 followed by four adders 195. Through the varying levels of interconnect, the algorithms of this data flow graph are then implemented, at any given time, through the configuration and reconfiguration of fixed com- 55 putational elements (250), namely, implemented within hardware which has been optimized and configured for efficiency, i.e., a "machine" is configured in real-time which is optimized to perform the particular algorithm. Continuing with the exemplary DFG or FIG. 2, four fixed or dedicated multipliers, 60 as computational elements 250, and four fixed or dedicated adders, also as different computational elements 250, are configured in real-time through the interconnect to perform the functions or algorithms of the particular DFG.

The third and perhaps most significant concept of the 65 present invention, and a marked departure from the concepts and precepts of the prior art, is the concept of reconfigurable

8

"heterogeneity" utilized to implement the various selected algorithms mentioned above. As indicated above, prior art reconfigurability has relied exclusively on homogeneous FPGAs, in which identical blocks of logic gates are repeated as an array within a rich, programmable interconnect, with the interconnect subsequently configured to provide connections between and among the identical gates to implement a particular function, albeit inefficiently and often with routing and combinatorial problems. In stark contrast, in accordance with the present invention, within computation units 200, different computational elements (250) are implemented directly as correspondingly different fixed (or dedicated) application specific hardware, such as dedicated multipliers, complex multipliers, and adders. Utilizing interconnect (210 and 220), these differing, heterogeneous computational elements (250) may then be adaptively configured, in realtime, to perform the selected algorithm, such as the performance of discrete cosine transformations often utilized in mobile communications. For the data flow graph example of FIG. 2, four multipliers and four adders will be configured, i.e., connected in real-time, to perform the particular algorithm. As a consequence, in accordance with the present invention, different ("heterogeneous") computational elements (250) are configured and reconfigured, at any given time, to optimally perform a given algorithm or other function. In addition, for repetitive functions, a given instantiation or configuration of computational elements may also remain in place over time, i.e., unchanged, throughout the course of such repetitive calculations.

The temporal nature of the ACE 100 architecture should also be noted. At any given instant of time, utilizing different levels of interconnect (110, 210, 240 and 220), a particular configuration may exist within the ACE 100 which has been optimized to perform a given function or implement a particular algorithm. At another instant in time, the configuration may be changed, to interconnect other computational elements (250) or connect the same computational elements 250 differently, for the performance of another function or algorithm. Two important features arise from this temporal reconfigurability. First, as algorithms may change over time to, for example, implement a new technology standard, the ACE 100 may co-evolve and be reconfigured to implement the new algorithm. For a simplified example, a fifth multiplier and a fifth adder may be incorporated into the DFG of FIG. 2 to execute a correspondingly new algorithm, with additional interconnect also potentially utilized to implement any additional bussing functionality. Second, because computational elements are interconnected at one instant in time, as an instantiation of a given algorithm, and then reconfigured at another instant in time for performance of another, different algorithm, gate (or transistor) utilization is maximized, providing significantly better performance than the most efficient ASICs relative to their activity factors.

This temporal reconfigurability of computational elements **250**, for the performance of various different algorithms, also illustrates a conceptual distinction utilized herein between configuration and reconfiguration, on the one hand, and programming or reprogrammability, on the other hand. Typical programmability utilizes a pre-existing group or set of functions, which may be called in various orders, over time, to implement a particular algorithm. In contrast, configurability and reconfigurability, as used herein, includes the additional capability of adding or creating new functions which were previously unavailable or non-existent.

Next, the present invention also utilizes a tight coupling (or interdigitation) of data and configuration (or other control) information, within one, effectively continuous stream of

information. This coupling or commingling of data and configuration information, referred to as a "silverware" module, is the subject of a separate, related patent application. For purposes of the present invention, however, it is sufficient to note that this coupling of data and configuration information 5 into one information (or bit) stream helps to enable real-time reconfigurability of the ACE 100, without a need for the (often unused) multiple, overlaying networks of hardware interconnections of the prior art. For example, as an analogy, a particular, first configuration of computational elements at a 10 particular, first period of time, as the hardware to execute a corresponding algorithm during or after that first period of time, may be viewed or conceptualized as a hardware analog of "calling" a subroutine in software which may perform the same algorithm. As a consequence, once the configuration of 15 the computational elements has occurred (i.e., is in place), as directed by the configuration information, the data for use in the algorithm is immediately available as part of the silverware module. The same computational elements may then be reconfigured for a second period of time, as directed by sec- 20 ond configuration information, for execution of a second, different algorithm, also utilizing immediately available data. The immediacy of the data, for use in the configured computational elements, provides a one or two clock cycle hardware analog to the multiple and separate software steps of deter- 25 mining a memory address and fetching stored data from the addressed registers. This has the further result of additional efficiency, as the configured computational elements may execute, in comparatively few clock cycles, an algorithm which may require orders of magnitude more clock cycles for 30 execution if called as a subroutine in a conventional microprocessor or DSP.

This use of silverware modules, as a commingling of data and configuration information, in conjunction with the realtime reconfigurability of a plurality of heterogeneous and 35 fixed computational elements 250 to form adaptive, different and heterogeneous computation units 200 and matrices 150, enables the ACE 100 architecture to have multiple and different modes of operation. For example, when included within a hand-held device, given a corresponding silverware module, 40 the ACE 100 may have various and different operating modes as a cellular or other mobile telephone, a music player, a pager, a personal digital assistant, and other new or existing functionalities. In addition, these operating modes may change based upon the physical location of the device; for 45 example, when configured as a CDMA mobile telephone for use in the United States, the ACE 100 may be reconfigured as a GSM mobile telephone for use in Europe.

Referring again to FIG. 1, the functions of the controller 120 (preferably matrix (KARC) 150A and matrix (MARC) 50 150B, configured as finite state machines) may be explained with reference to a silverware module, namely, the tight coupling of data and configuration information within a single stream of information, with reference to multiple potential modes of operation, with reference to the reconfigurable 55 matrices 150, and with reference to the reconfigurable computation units 200 and the computational elements 150 illustrated in FIG. 3. As indicated above, through a silverware module, the ACE 100 may be configured or reconfigured to perform a new or additional function, such as an upgrade to a 60 new technology standard or the addition of an entirely new function, such as the addition of a music function to a mobile communication device. Such a silverware module may be stored in the matrices 150 of memory 140, or may be input from an external (wired or wireless) source through, for 65 example, matrix interconnection network 110. In the preferred embodiment, one of the plurality of matrices 150 is

10

configured to decrypt such a module and verify its validity, for security purposes. Next, prior to any configuration or reconfiguration of existing ACE 100 resources, the controller 120, through the matrix (KARC) 150A, checks and verifies that the configuration or reconfiguration may occur without adversely affecting any pre-existing functionality, such as whether the addition of music functionality would adversely affect pre-existing mobile communications functionality. In the preferred embodiment, the system requirements for such configuration or reconfiguration are included within the silverware module, for use by the matrix (KARC) 150A in performing this evaluative function. If the configuration or reconfiguration may occur without such adverse affects, the silverware module is allowed to load into the matrices 150 of memory 140, with the matrix (KARC) 150A setting up the DMA engines within the matrices 150C and 150D of the memory 140 (or other stand-alone DMA engines of a conventional memory). If the configuration or reconfiguration would or may have such adverse affects, the matrix (KARC) 150A does not allow the new module to be incorporated within the ACE 100.

Continuing to refer to FIG. 1, the matrix (MARC) 150B manages the scheduling of matrix 150 resources and the timing of any corresponding data, to synchronize any configuration or reconfiguration of the various computational elements 250 and computation units 200 with any corresponding input data and output data. In the preferred embodiment, timing information is also included within a silverware module, to allow the matrix (MARC) 150B through the various interconnection networks to direct a reconfiguration of the various matrices 150 in time, and preferably just in time, for the reconfiguration to occur before corresponding data has appeared at any inputs of the various reconfigured computation units 200. In addition, the matrix (MARC) 150B may also perform any residual processing which has not been accelerated within any of the various matrices 150. As a consequence, the matrix (MARC) 150B may be viewed as a control unit which "calls" the configurations and reconfigurations of the matrices 150, computation units 200 and computational elements 250, in real-time, in synchronization with any corresponding data to be utilized by these various reconfigurable hardware units, and which performs any residual or other control processing. Other matrices 150 may also include this control functionality, with any given matrix 150 capable of calling and controlling a configuration and reconfiguration of other matrices 150.

FIG. 3 is a block diagram illustrating, in greater detail, a reconfigurable matrix 150 with a plurality of computation units 200 (illustrated as computation units 200A through 200N), and a plurality of computational elements 250 (illustrated as computational elements 250A through 250Z), and provides additional illustration of the preferred types of computational elements 250 and a useful summary of the present invention. As illustrated in FIG. 3, any matrix 150 generally includes a matrix controller 230, a plurality of computation (or computational) units 200, and as logical or conceptual subsets or portions of the matrix interconnect network 110, a data interconnect network 240 and a Boolean interconnect network 210. As mentioned above, in the preferred embodiment, at increasing "depths" within the ACE 100 architecture, the interconnect networks become increasingly rich, for greater levels of adaptability and reconfiguration. The Boolean interconnect network 210, also as mentioned above, provides the reconfiguration and data interconnection capability between and among the various computation units 200, and is preferably small (i.e., only a few bits wide), while the data interconnect network 240 provides the reconfiguration and

data interconnection capability for data input and output between and among the various computation units 200, and is preferably comparatively large (i.e., many bits wide). It should be noted, however, that while conceptually divided into reconfiguration and data capabilities, any given physical 5 portion of the matrix interconnection network 110, at any given time, may be operating as either the Boolean interconnect network 210, the data interconnect network 240, the lowest level interconnect 220 (between and among the various computational elements 250), or other input, output, or 10 connection functionality.

Continuing to refer to FIG. 3, included within a computation unit 200 are a plurality of computational elements 250, illustrated as computational elements 250A through 250Z (individually and collectively referred to as computational 15 elements 250), and additional interconnect 220. The interconnect 220 provides the reconfigurable interconnection capability and input/output paths between and among the various computational elements 250. As indicated above, each of the various computational elements 250 consist of dedicated, 20 application specific hardware designed to perform a given task or range of tasks, resulting in a plurality of different, fixed computational elements 250. Utilizing the interconnect 220, the fixed computational elements 250 may be reconfigurably connected together into adaptive and varied computational 25 units 200, which also may be further reconfigured and interconnected, to execute an algorithm or other function, at any given time, such as the quadruple multiplications and additions of the DFG of FIG. 2, utilizing the interconnect 220, the Boolean network 210, and the matrix interconnection net- 30 work 110.

In the preferred embodiment, the various computational elements 250 are designed and grouped together, into the various adaptive and reconfigurable computation units 200 (as illustrated, for example, in FIG. 5A through 9). In addition 35 to computational elements 250 which are designed to execute a particular algorithm or function, such as multiplication or addition, other types of computational elements 250 are also utilized in the preferred embodiment. As illustrated in FIG. 3, computational elements 250A and 250B implement memory, 40 to provide local memory elements for any given calculation or processing function (compared to the more "remote" memory 140). In addition, computational elements 250I, 250J, 250K and 250L are configured to implement finite state machines (using, for example, the computational elements illustrated in 45 FIGS. 7, 8 and 9), to provide local processing capability (compared to the more "remote" matrix (MARC) 15SOB). especially suitable for complicated control processing.

With the various types of different computational elements 250 which may be available, depending upon the desired 50 functionality of the ACE 100, the computation units 200 may be loosely categorized. A first category of computation units 200 includes computational elements 250 performing linear operations, such as multiplication, addition, finite impulse response filtering, and so on (as illustrated below, for 55 example, with reference to FIG. 5A through 5E and FIG. 6). A second category of computation units 200 includes computational elements 250 performing non-linear operations, such as discrete cosine transformation, trigonometric calculations, and complex multiplications. A third type of compu- 60 tation unit 200 implements a finite state machine, such as computation unit 200C as illustrated in FIG. 3 and as illustrated in greater detail below with respect to FIGS. 7 through 9), particularly useful for complicated control sequences, dynamic scheduling, and input/output management, while a 65 fourth type may implement memory and memory management, such as computation unit 200A as illustrated in FIG. 3.

12

Lastly, a fifth type of computation unit **200** may be included to perform bit-level manipulation, such as for encryption, decryption, channel coding, Viterbi decoding, and packet and protocol processing (such as Internet Protocol processing).

In the preferred embodiment, in addition to control from other matrices or nodes 150, a matrix controller 230 may also be included within any given matrix 150, also to provide greater locality of reference and control of any reconfiguration processes and any corresponding data manipulations. For example, once a reconfiguration of computational elements 250 has occurred within any given computation unit 200, the matrix controller 230 may direct that that particular instantiation (or configuration) remain intact for a certain period of time to, for example, continue repetitive data processing for a given application.

FIG. 4 is a block diagram illustrating, in greater detail, an exemplary or representative computation unit 200 of a reconfigurable matrix 150 in accordance with the present invention. As illustrated in FIG. 4, a computation unit 200 typically includes a plurality of diverse, heterogeneous and fixed computational elements 250, such as a plurality of memory computational elements 250A and 250B, and forming a computational unit ("CU") core 260, a plurality of algorithmic or finite state machine computational elements 250C through 250K. As discussed above, each computational element 250, of the plurality of diverse computational elements 250, is a fixed or dedicated, application specific circuit, designed and having a corresponding logic gate layout to perform a specific function or algorithm, such as addition or multiplication. In addition, the various memory computational elements 250A and 250B may be implemented with various bit depths, such as RAM (having significant depth), or as a register, having a depth of 1 or 2 bits.

Forming the conceptual data and Boolean interconnect networks 240 and 210, respectively, the exemplary computation unit 200 also includes a plurality of input multiplexers 280, a plurality of input lines (or wires) 281, and for the output of the CU core 260 (illustrated as line or wire 270), a plurality of output demultiplexers 285 and 290, and a plurality of output lines (or wires) 291. Through the input multiplexers 280, an appropriate input line 281 may be selected for input use in data transformation and in the configuration and interconnection processes, and through the output demultiplexers 285 and 290, an output or multiple outputs may be placed on a selected output line 291, also for use in additional data transformation and in the configuration and interconnection processes.

In the preferred embodiment, the selection of various input and output lines 281 and 291, and the creation of various connections through the interconnect (210, 220 and 240), is under control of control bits 265 from the computational unit controller 255, as discussed below. Based upon these control bits 265, any of the various input enables 251, input selects 252, output selects 253, MUX selects 254, DEMUX enables 256, DEMUX selects 257, and DEMUX output selects 258, may be activated or deactivated.

The exemplary computation unit 200 includes a computation unit controller 255 which provides control, through control bits 265, over what each computational element 250, interconnect (210, 220 and 240), and other elements (above) does with every clock cycle. Not separately illustrated, through the interconnect (210, 220 and 240), the various control bits 265 are distributed, as may be needed, to the various portions of the computation unit 200, such as the various input enables 251, input selects 252, output selects 253, MUX selects 254, DEMUX enables 256, DEMUX selects 257, and DEMUX output selects 258. The CU con-

troller 295 also includes one or more lines 295 for reception of control (or configuration) information and transmission of status information.

As mentioned above, the interconnect may include a conceptual division into a data interconnect network 240 and a Boolean interconnect network 210, of varying bit widths, as mentioned above. In general, the (wider) data interconnection network 240 is utilized for creating configurable and reconfigurable connections, for corresponding routing of data and configuration information. The (narrower) Boolean interconnect network 210, while also utilized for creating configurable and reconfigurable connections, is utilized for control of logic (or Boolean) decisions of the various data flow graphs, generating decision nodes in such DFGs, and may also be used for data routing within such DFGs.

FIGS. 5A through 5E are block diagrams illustrating, in detail, exemplary fixed and specific computational elements, forming computational units, in accordance with the present invention. As will be apparent from review of these Figures, 20 many of the same fixed computational elements are utilized, with varying configurations, for the performance of different algorithms.

FIG. 5A is a block diagram illustrating a four-point asymmetric finite impulse response (FIR) filter computational unit 300 includes a particular, first configuration of a plurality of fixed computational elements, including coefficient memory 305, data memory 310, registers 315, 320 and 325, multiplier 330, adder 335, and accumulator registers 340, 345, 350 and 355, 30 with multiplexers (MUXes) 360 and 365 forming a portion of the interconnection network (210, 220 and 240).

FIG. 5B is a block diagram illustrating a two-point symmetric finite impulse response (FIR) filter computational unit 370. As illustrated, this exemplary computational unit 370 includes a second configuration of a plurality of fixed computational elements, including coefficient memory 305, data memory 310, registers 315, 320 and 325, multiplier 330, adder 335, second adder 375, and accumulator registers 340 and 345, also with multiplexers (MUXes) 360 and 365 forming a portion of the interconnection network (210, 220 and 240).

FIG. 5C is a block diagram illustrating a subunit for a fast Fourier transform (FFT) computational unit 400. As illustrated, this exemplary computational unit 400 includes a third 45 configuration of a plurality of fixed computational elements, including coefficient memory 305, data memory 310, registers 315, 320, 325 and 385, multiplier 330, adder 335, and adder/subtractor 380, with multiplexers (MUXes) 360, 365, 390, 395 and 405 forming a portion of the interconnection 50 network (210, 220 and 240).

FIG. 5D is a block diagram illustrating a complex finite impulse response (FIR) filter computational unit 440. As illustrated, this exemplary computational unit 440 includes a fourth configuration of a plurality of fixed computational 55 elements, including memory 410, registers 315 and 320, multiplier 330, adder/subtractor 380, and real and imaginary accumulator registers 415 and 420, also with multiplexers (MUXes) 360 and 365 forming a portion of the interconnection network (210, 220 and 240).

FIG. 5E is a block diagram illustrating a biquad infinite impulse response (IIR) filter computational unit 450, with a corresponding data flow graph 460. As illustrated, this exemplary computational unit 450 includes a fifth configuration of a plurality of fixed computational elements, including coefficient memory 305, input memory 490, registers 470, 475, 480 and 485, multiplier 330, and adder 335, with multiplexers

14

(MUXes) 360, 365, 390 and 395 forming a portion of the interconnection network (210, 220 and 240).

FIGS. 6A-6D is a block diagram illustrating, in detail, a preferred multifunction adaptive computational unit 500 having a plurality of different, fixed computational elements, in accordance with the present invention. When configured accordingly, the adaptive computation unit 500 performs each of the various functions previously illustrated with reference to FIG. 5A though 5E, plus other functions such as discrete cosine transformation. As illustrated, this multifunction adaptive computational unit 500 includes capability for a plurality of configurations of a plurality of fixed computational elements, including input memory 520, data memory 525, registers 530 (illustrated as registers 530A through 530Q), multipliers 540 (illustrated as multipliers 540A through 540D), adder 545, first arithmetic logic unit (ALU) 550 (illustrated as ALU_1s 550A through 550D), second arithmetic logic unit (ALU) 555 (illustrated as ALU_2s 555A through 555D), and pipeline (length 1) register 560, with inputs 505, lines 515, outputs 570, and multiplexers (MUXes or MXes) 510 (illustrates as MUXes and MXes 510A through 51 OKK) forming an interconnection network (210, 220 and 240). The two different ALUs 550 and 555 are preferably utilized, for example, for parallel addition and subtraction operations, particularly useful for radix 2 operations in discrete cosine transformation.

FIGS. 7A-7B is a block diagram illustrating, in detail, a preferred adaptive logic processor (ALP) computational unit 600 having a plurality of fixed computational elements, in accordance with the present invention. The ALP 600 is highly adaptable, and is preferably utilized for input/output configuration, finite state machine implementation, general field programmability, and bit manipulation. The fixed computational element of ALP 600 is a portion (650) of each of the plurality of adaptive core cells (CCs) 610 (FIG. 8), as separately illustrated in FIG. 9. An interconnection network (210, 220 and 240) is formed from various combinations and permutations of the pluralities of vertical inputs (VIs) 615, vertical repeaters (VRs) 620, vertical outputs (VOs) 625, horizontal repeaters (HRs) 630, horizontal terminators (HTs) 635, and horizontal controllers (HCs) 640.

FIG. **8** is a block diagram illustrating, in greater detail, a preferred core cell **610** of an adaptive logic processor computational unit **600** with a fixed computational element **650**, in accordance with the present invention. The fixed computational element is a 3input--2 output function generator **550**, separately illustrated in FIG. **9**. The preferred core cell **610** also includes control logic **655**, control inputs **665**, control outputs **670** (providing output interconnect), output **675**, and inputs (with interconnect muxes) **660** (providing input interconnect).

FIG. 9 is a block diagram illustrating, in greater detail, a preferred fixed computational element 650 of a core cell 610 of an adaptive logic processor computational unit 600, in accordance with the present invention. The fixed computational element 650 is comprised of a fixed layout of pluralities of exclusive NOR (XNOR) gates 680, NOR gates 685, NAND gates 690, and exclusive OR (XOR) gates 695, with three inputs 720 and two outputs 710. Configuration and interconnection is provided through MUX 705 and interconnect inputs 730.

As may be apparent from the discussion above, this use of a plurality of fixed, heterogeneous computational elements (250), which may be configured and reconfigured to form heterogeneous computation units (200), which further may be configured and reconfigured to form heterogeneous matrices 150, through the varying levels of interconnect (110, 210,

240 and 220), creates an entirely new class or category of integrated circuit, which may be referred to as an adaptive computing architecture. It should be noted that the adaptive computing architecture of the present invention cannot be adequately characterized, from a conceptual or from a 5 nomenclature point of view, within the rubric or categories of FPGAs, ASICs or processors. For example, the nonFPGA FPGA character of the adaptive computing architecture is immediately apparent because the adaptive computing architecture does not comprise either an array of identical logical units, or more simply, a repeating array of any kind. Also for example, the non-ASIC character of the adaptive computing architecture is immediately apparent because the adaptive computing architecture is not application specific, but provides multiple modes of functionality and is reconfigurable in 15 real-time. Continuing with the example, the non-processor character of the adaptive computing architecture is immediately apparent because the adaptive computing architecture becomes configured, to directly operate upon data, rather than focusing upon executing instructions with data manipulation 20 occurring as a byproduct.

Other advantages of the present invention may be further apparent to those of skill in the art. For mobile communications, for example, hardware acceleration for one or two algorithmic elements has typically been confined to infra- 25 structure base stations, handling many (typically 64 or more) channels. Such as acceleration may be cost justified because increased performance and power savings per channel, performed across multiple channels, results in significant performance and power savings. Such multiple channel perfor- 30 mance and power savings are not realizable, using prior art hardware acceleration, in a single operative channel mobile terminal (or mobile unit). In contrast, however, through use of the present invention, cost justification is readily available, given increased performance and power savings, because the 35 same IC area may be configured and reconfigured to accelerate multiple algorithmic tasks, effectively generating or bringing into existence a new hardware accelerator for each next algorithmic element.

Yet additional advantages of the present invention may be 40 further apparent to those of skill in the art. The ACE 100 architecture of the present invention effectively and efficiently combines and maximizes the various advantages of processors, ASICs and FPGAs, while minimizing potential disadvantages. The ACE 100 includes the programming flexibility of a processor, the post-fabrication flexibility of FPGAs, and the high speed and high utilization factors of an ASIC. The ACE 100 is readily reconfigurable, in real-time, and is capable of having corresponding, multiple modes of operation. In addition, through the selection of particular functions for reconfigurable acceleration, the ACE 100 minimizes power consumption and is suitable for low power applications, such as for use in hand-held and other battery-powered devices.

From the foregoing, it will be observed that numerous 55 variations and modifications may be effected without departing from the spirit and scope of the novel concept of the invention. It is to be understood that no limitation with respect to the specific methods and apparatus illustrated herein is intended or should be inferred. It is, of course, intended to 60 cover by the appended claims all such modifications as fall within the scope of the claims.

What is claimed is:

- 1. An adaptive computing engine comprising:
- a first configurable computational unit including a first 65 plurality of heterogeneous computational elements, the first plurality of heterogeneous computational elements

16

- including an adder, a register, and a function generator, the first plurality of heterogeneous computational elements coupled to each other via a first interconnection network to configure interconnections between the computational elements in response to configuration information to perform a first function;
- a second configurable computational unit for performing digital signal processing functions, the second computational unit including a second plurality of heterogeneous computational elements, the second plurality of heterogeneous computational elements including at least one multiplier computational element and at least one adder computational element, the second plurality of heterogeneous computational elements coupled to each other via a second interconnection network to configure the interconnections between the second plurality of heterogeneous computational elements in response to configuration information to perform a digital signal processing function; and
- a third interconnection network coupled between the first and second configurable computational units.
- 2. The adaptive computing engine of claim 1, wherein the third interconnection network sends the configuration information to the first and second interconnection networks.
- 3. The adaptive computing engine of claim 1, wherein the first and second interconnection networks include multiplexers coupled to the first and second pluralities of heterogeneous computational elements, the multiplexers routing data between the first and second pluralities of heterogeneous computational elements.
- **4**. The adaptive computing engine of claim **3** wherein the first and second interconnection networks route control signals to control the multiplexers to switch data to the plurality of heterogeneous computational elements.
- 5. The adaptive computing engine of claim 1, wherein the interconnections of the first interconnection network to the first and second pluralities of heterogeneous computational elements have a greater density than the interconnections of the third interconnection network to the configurable computational units
- **6**. The adaptive computing engine of claim **1**, wherein the first function is a logic function, arithmetic function or a register function.
- 7. The adaptive computing engine of claim 1, wherein the digital signal processing function is one of a fixed point arithmetic, floating point arithmetic, filtering, or transformation functions.
- **8**. The adaptive computing engine of claim **1**, wherein the function performed by the configurable computational unit is bit level manipulation and the digital signal processing function is bit or word level manipulation.
- 9. The adaptive computing engine of claim 1, wherein the adder computational elements are one of a plurality of adder computational elements, and wherein the multiplier computational elements are of a plurality of multiplier computational elements and wherein the second plurality of heterogeneous computational elements includes a plurality of arithmetic logical computational elements.
- 10. The adaptive computing engine of claim 9, wherein the second interconnection network changes the interconnections between the second plurality of heterogeneous computational elements to perform another digital signal processing function by bypassing at least one of the plurality of adder computational elements, or at least one of the plurality of multiplier computational elements or at least one of the plurality of arithmetic logical computational elements.

11. An adaptive integrated circuit comprising:

- a first plurality of heterogeneous computational elements, the first plurality of heterogeneous computational elements including an adder, a register, and a function generator, the first plurality of heterogeneous computational elements coupled to each other via a first interconnection network to configure interconnections between the heterogeneous computational elements in response to configuration information to perform a first function;
- a second plurality of heterogeneous computational elements, the second plurality of heterogeneous computational elements including a multiplier computational element and an adder computational element, the second plurality of heterogeneous computational elements coupled to each other via a second interconnection network to configure the interconnections between the second plurality of heterogeneous computational elements in response to configuration information to perform a digital signal processing function; and
- a third interconnection network coupled between at least 20 some of the first and second heterogeneous computational elements.
- 12. The adaptive integrated circuit of claim 11, wherein the third interconnection network sends the configuration information to the first and second interconnection networks.
- 13. The adaptive integrated circuit of claim 11, wherein the first and second interconnection networks include multiplexers coupled to the first and second pluralities of heterogeneous computational elements, the multiplexers routing data between the first and second pluralities of heterogeneous 30 computational elements.
- 14. The adaptive integrated circuit of claim 13 wherein the first and second interconnection networks route control signals to control the multiplexers to switch data to the plurality of heterogeneous computational elements.
- 15. The adaptive integrated circuit of claim 11, wherein the first function is a logic function, arithmetic function or a register function.
- **16**. The adaptive integrated circuit of claim **11**, wherein the digital signal processing function is one of a fixed point 40 arithmetic, floating point arithmetic, filtering, or transformation functions.
 - 17. An adaptive computing system comprising:
 - a plurality of configurable computational units, each of the plurality of configurable computational units having 45 multiple computational elements including an adder, a

18

- register, and a function generator, the computational elements coupled to each other via an interconnection network to configure interconnections between the computational elements in response to configuration information to perform a first function; and
- a plurality of configurable digital signal processing units, each the configurable digital signal processing units having multiple heterogeneous computational elements including a multiplier computational element and an adder computational element and an interconnection network coupled to the heterogeneous computational elements to configure the interconnections between the heterogeneous computational elements in response to configuration information to perform a digital signal processing function, wherein each of the plurality of configurable digital signal processing units is in communication with one of the plurality of configurable computational units.
- 18. The adaptive computing engine of claim 17, further comprising another interconnection network coupled to the plurality of configurable computational units and plurality of configurable digital signal processing units, the another interconnection network sending the configuration information to the interconnection networks of the plurality of configurable computational units and the plurality of digital signal processing units.
- 19. The adaptive computing engine of claim 17, wherein the interconnections of the interconnection networks of the plurality of configurable computational units and the plurality of digital signal processing units have a greater density than the interconnections of the another interconnection network to the configurable computational units and the digital signal processing units.
- 20. The adaptive computing engine of claim 17, wherein the interconnection networks include multiplexers coupled to the computational elements, the multiplexers routing data between the pluralities of computational elements.
- 21. The adaptive computing engine of claim 17, wherein the first function is a logic function, arithmetic function or a register function.
- 22. The adaptive computing engine of claim 17, wherein the digital signal processing function is one of a fixed point arithmetic, floating point arithmetic, filtering, or transformation functions.

* * * * *